登录
首页 » VHDL » 基于VHDL的RS232通讯程序,包含完整的源代码,锁脚文件以及下载文件,可直接下载使用...

基于VHDL的RS232通讯程序,包含完整的源代码,锁脚文件以及下载文件,可直接下载使用...

于 2023-07-14 发布 文件大小:16.13 kB
0 131
下载积分: 2 下载次数: 1

代码说明:

基于VHDL的RS232通讯程序,包含完整的源代码,锁脚文件以及下载文件,可直接下载使用-VHDL based on the RS232 communication procedures, including complete source code, locking pin, as well as download files documents can be directly downloaded using

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • 74HC161
    74ls161 基于verilog语言的实现 源程序在压缩包的hdl文件夹中(74ls161 language based on the realization of verilog source package in compressed folder hdl)
    2020-07-01 17:00:01下载
    积分:1
  • DDR-SDRAM-Controller
    DDR SDRAM控制器verilog代码及中文说明文档(DDR SDRAM Controller Using Virtex-5 FPGA Devices)
    2016-01-20 13:58:46下载
    积分:1
  • FIR滤波器的基本Verilog代码实现
    FIR filter basic verilog code for implementation-FIR filter basic verilog code for implementation
    2022-03-31 20:42:11下载
    积分:1
  • 电子闹钟:基于fpga的电子闹钟设计,采用模块化方式
    电子闹钟:基于fpga的电子闹钟设计,采用模块化方式-Electronic alarm: FPGA-based electronic alarm clock design, modular approach
    2022-02-06 03:24:59下载
    积分:1
  • Verilog-shift-mulfunction
    FPGA verilog 实现任意位宽的移位相乘法,有符号小数或者有符号整数相乘。函数调用方式(FPGA verilog achieve any bit-wide shift multiplication , signed or signed decimal integer multiplication . Function call )
    2014-06-21 17:08:12下载
    积分:1
  • cpu_easy
    说明:  ADD MOV MOVi SUB四指令cpu设计,qutartus,(Design of four-instruction CPU)
    2019-05-13 11:44:49下载
    积分:1
  • 41_eth_ddr3_lcd
    说明:  “基于 ROM 的 LCD图片显示实验 ”中利用 FPGA 片上存储资源存储图片,并通过 LCD接口将图片显示到 LCD屏幕上。但是由于 FPGA 片上存储资源有限,只能存储分辨率较小的图片(In the experiment of LCD image display based on ROM, FPGA on-chip storage resources are used to store pictures, and the pictures are displayed on LCD screen through LCD interface. However, due to the limited on-chip memory resources of FPGA, it can only store images with smaller resolution)
    2021-03-21 00:33:00下载
    积分:1
  • 有例在VHDL
    there are exemple in the vhdl
    2022-11-14 07:15:02下载
    积分:1
  • TheResearchAndIPDesignOfSMBusBasedSmartBattery
    本文研究了SMBus 规范,介绍了典型的基于片上系统(SoC)设计的知识产权核(IP)实现,采用自顶向下 (Top-down)的集成电路设计方法完成了设计,并架构了基于总线功能模型(BFM)的验证平台 完成功能仿真,顺利完成了逻辑综合和时序仿真。FPGA 验证和投片后测试均表明设计具有 良好的性能。(This paper studies the SMBus specification, based on the introduction of the typical system-on-chip (SoC) intellectual property core design (IP) implementation, using top-down (Top-down) of the integrated circuit design methods achieve a design and architecture based on the total Line functional model (BFM) achieve functional verification platform for simulation, successfully completed a logic synthesis and timing simulation. FPGA silicon validation and post-tests show that the design has good performance.)
    2009-03-26 12:16:53下载
    积分:1
  • uart2spi-master
    说明:  this code works with spi and uart interfaces.
    2020-07-21 21:10:59下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载