-
matlabfile
many matlab code with Fftseq ,uniform to gauss
AM DSB FM modulation
- 2009-12-20 14:06:57下载
- 积分:1
-
math_real
in this code very useful for designing real number concept
- 2013-11-19 19:54:40下载
- 积分:1
-
OFDM
:采用FPGA来实现一个基于OFDM技术的通信系统中的基带数据处理部分,即调制解调器。其中发射部分的调制器包括:信道编码(Reed-Solomon编码),交织,星座映射,FFT和插入循环前缀等模块。我另外制作了相应的解调器,可以实现上述功能的逆变换。(: Using FPGA to implement a technology-based OFDM communication systems in base-band data processing part of the modem. One part of the modulator launch include: channel coding (Reed-Solomon coding), interleaving, constellation mapping, FFT and cyclic prefix insertion modules. I also produced a corresponding demodulator can achieve the above-mentioned inverse transform function.)
- 2009-04-16 12:28:17下载
- 积分:1
-
yiweijicunq
说明: 16位右移位寄存器
下面描述的是一个位宽为16位的右移位寄存器,实际具有环形移位的功能,是在右移位寄存器的基础上将最低位的输出端接到最高位的输入端构成的。其功能为当时钟上升沿到达时,输入信号的最低位移位到最高位,其余各位依次向右移动一位。(16-bit right shift register
The following description is a right shift register with a bit width of 16 bits. It actually has the function of circular shift. It is based on the right shift register, which connects the lowest bit output terminal to the highest bit input terminal. Its function is that when the rising edge of the clock arrives, the lowest displacement of the input signal reaches the highest position, and the rest of you move one bit to the right in turn.)
- 2020-08-18 09:58:21下载
- 积分:1
-
fulladd
this files in Quartus2 are fulladder
- 2016-05-17 16:38:42下载
- 积分:1
-
Xilinx
Xilinx的I2C总线控制器,verilog版本,文档号是XAPP333,可到Xilinx网上查找具体说明,有对应的VHDL版本的-Xilinx
- 2022-07-04 07:06:06下载
- 积分:1
-
I2C控制器源代码,Verilog HDL语言,可以直接调用
I2C控制器的源代码,Verilog HDL语言编写,可以直接调用-I2C controller source code, Verilog HDL language, you can directly call
- 2023-04-28 04:45:03下载
- 积分:1
-
QPSK_demod
说明: QPSK的解调程序,采用Verilog编写而成(QPSK demodulation program, written by Verilog)
- 2020-02-29 19:51:38下载
- 积分:1
-
ModelSim Quick Start Guide, incidental text in an example of source code.
modelsim快速入门教程,附带文中范例源代码。-ModelSim Quick Start Guide, incidental text in an example of source code.
- 2023-05-02 04:50:04下载
- 积分:1
-
MID_FILTER
中值滤波算法的verilog实现,可用于相关算法在基于FPGA的嵌入式图像处理系统中。(Median filtering algorithm verilog realization available FPGA-based embedded image processing system.)
- 2015-03-16 19:36:18下载
- 积分:1