登录
首页 » VHDL » 有用的VHDL源代码

有用的VHDL源代码

于 2023-08-07 发布 文件大小:577.06 kB
0 162
下载积分: 2 下载次数: 1

代码说明:

有用的VHDL源代码-useful VHDL source code

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • iq_balance
    调整iq幅度不平衡的模块,可以解决载漏和边带问题。(Iq amplitude imbalance adjustment module can be resolved carrier and sideband leakage problems.)
    2021-04-23 17:48:47下载
    积分:1
  • 一篇比较好的spi接口的vhdl实现的参考
    一篇比较好的spi接口的vhdl实现的参考-A relatively good spi interface realize VHDL reference
    2023-05-08 20:50:03下载
    积分:1
  • VHDL语言写的频率计的程序,内带完整的技术报告
    VHDL语言写的频率计的程序,内带完整的技术报告-VHDL write the frequency of procedures, brought integrity of the technical report
    2022-02-20 00:46:02下载
    积分:1
  • 1pps
    fpga程序,产生1pps脉冲信号,使用的verilog语言。(FPGA program generates 1 PPS pulse signal, using Verilog language.)
    2020-06-20 17:00:01下载
    积分:1
  • SR_DDS
    DDS信号源设计,有正弦波,方波,三角波,AM波,FM波,还有PSK,FSK,16QAM等多种信号产生。(DDS signal source design, there are sine, square wave, triangle wave, AM wave, FM wave, as well as PSK, FSK, 16QAM and other signal generation.)
    2016-03-20 22:04:51下载
    积分:1
  • the_last
    VHDL语言实现两个人掷骰子游戏,最多6次,大者胜则结束游戏并在点阵上显示,一直平手则一直进行直到达到6次。(Achieving the dice game between two people by using VHDL language.The maximum number of times is 6.The game will over when there is a biger one in one time,otherwise,the game will continue until the time of the game is up to 6.)
    2021-01-21 12:18:42下载
    积分:1
  • file_read vhdl code provide by my teacher for reading file into FSM
    file_read vhdl code provide by my teacher for reading file into FSM-file_read vhdl code
    2022-03-12 05:55:24下载
    积分:1
  • Matlab
    说明:  Matlab源程序,包括插值计算、积分微分等。(Matlab source code, including the interpolation calculations, differential and so on.)
    2010-04-08 19:26:28下载
    积分:1
  • 0720_03_AD_uart
    基于fpga的verilog实现ad及uart,并进行仿真验证(Verilog based on FPGA implements AD and uart, and carries out simulation verification)
    2019-01-21 20:52:46下载
    积分:1
  • SHIFT_8REG是8位的一个具有移位功能的寄存器,每一次数据打入都会从这个寄存器的最低位打入,并相应进行向左移位。 ODD_110BREG是一个3位的备...
    SHIFT_8REG是8位的一个具有移位功能的寄存器,每一次数据打入都会从这个寄存器的最低位打入,并相应进行向左移位。 ODD_110BREG是一个3位的备份寄存器,寄存器中存放的是奇数帧的同步头,也就是110。 EVEN_9BHREG是一个8位的备份寄存器,寄存器中存放的是偶数帧的同步头,也就是10011011。这两个寄存器的初始值在系统一开始就打入。 -SHIFT_8REG is eight with a displacement of the functional Register, Each will enter the data from the register into the lowest point, and the left shift accordingly. ODD_110BREG is a three backup Register, the Register is stored in the odd frame synchronization head, is 110. EVEN_9BHREG 8 is a backup Register, which register is kept even the first frame synchronization, is 10011011. This register the two initial value of the system into a start.
    2022-05-15 03:11:22下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载