登录
首页 » VHDL » 适用于满足I2C协议的flash读/写操作程序,只需要设置要读/写的字节数,就可以直接使用!...

适用于满足I2C协议的flash读/写操作程序,只需要设置要读/写的字节数,就可以直接使用!...

于 2023-04-08 发布 文件大小:3.23 kB
0 137
下载积分: 2 下载次数: 2

代码说明:

适用于满足I2C协议的flash读/写操作程序,只需要设置要读/写的字节数,就可以直接使用!-Applicable to meet the I2C protocol flash read/write operations, only need to set to read/write number of bytes can be used directly!

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • VerilogHDL课件,老师现在正拿这个上课
    VerilogHDL课件,老师现在正拿这个上课-VerilogHDL courseware, teachers are now using this class
    2022-05-25 16:25:07下载
    积分:1
  • wcdma_reciever
    本代码仿真了WCDMA小区搜索。cell_search_cpich scramble wcdmasource(This code emulation WCDMA cell search. cell_search_cpich scramble wcdmasource)
    2020-11-24 16:39:34下载
    积分:1
  • FPGA控制AD7321的模块
    FPGA控制AD7321的模块,是本人亲自试验过的。有Verilog源码,和简单文档(Fpga control module of ad 7321, is I personally tested. Verilog source code, and simple documentation)
    2018-01-31 20:04:27下载
    积分:1
  • lcd-ip-core
    LCD 驱动的IPCORE,可用于alteraFPGA(LCD driver IPCORE, can be used to alteraFPGA)
    2011-02-15 11:34:38下载
    积分:1
  • Matrix_inv
    基于fpga的矩阵求逆运算,适用xilinx v6板卡(Inverse operation based on fpga matrix)
    2017-04-24 09:55:13下载
    积分:1
  • hanming
    用Verilog语言实现汉明编码,很粗燥,是大三的时候做的(With the Verilog language Hamming code, it is rough dry, a junior at the time to do)
    2010-10-01 13:08:16下载
    积分:1
  • bjgm
    四间隔频率变化,并循环输出50~51ms之间的频率。(Four-interval frequency changes and the cycle between 50 ~ 51ms output frequency.)
    2008-08-21 11:46:20下载
    积分:1
  • vga
    vga,显示彩条,及其简单易懂,适合初学(vga, display color bars, and its easy-to-understand, suitable for beginners)
    2012-10-10 21:10:15下载
    积分:1
  • Xilinx PCIcore have a detailed description of official documents, to support the...
    锡林克斯巴达官方文件有详细说明,支持斯巴达、顶点
    2022-02-27 03:33:26下载
    积分:1
  • ADC_Data_Recv_Module
    接收机测试输入信号, 生成正余弦波,采样率、频率、幅度、相位可调节 并将生成的数据进行输出 压缩包包括Verilog代码、testbench代码、word文档 matlab仿真代码(The receiver tests the input signal, Generation of positive cosine wave, sampling rate, frequency, amplitude, phase can be adjusted And output the generated data The compressed package includes the Verilog code, the testbench code Matlab simulation code)
    2017-12-08 17:56:02下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载