登录
首页 » VHDL » 这是介绍嵌入式开发相关的资料。有总线与内存的操作

这是介绍嵌入式开发相关的资料。有总线与内存的操作

于 2023-09-02 发布 文件大小:307.39 kB
0 377
下载积分: 2 下载次数: 1

代码说明:

这是介绍嵌入式开发相关的资料。有总线与内存的操作-introduced Embedded Development relevant information. Bus and a memory operation

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • Camera-Interface-Overview
    主要讲述了数码相机MIPI接口协议说明,工作模式及信号传输原理等(Camera Interface Overview)
    2014-01-20 22:19:32下载
    积分:1
  • vhdl code for counterand detemines how counter works
    vhdl code for counterand detemines how counter works
    2023-03-20 20:40:03下载
    积分:1
  • polar_encoder_1024 (1)
    该部分的主要功能是完成基于FPGA的polar码编码。(The main function of this part is to complete the FPGA-based polar code coding.)
    2021-01-10 16:58:50下载
    积分:1
  • apb timer
    说明:  是基于apb总线下的timer外设的rtl代码,主要包括apb_timer的master逻辑verilog,以及相应的开发文档,包括寄存器的描述,功能特性等。(RTL code is based on timer peripheral under APB bus, which mainly includes master logic Verilog of apb_timer and corresponding development documents, including the description of registers, functional characteristics and so on.)
    2019-01-25 16:54:02下载
    积分:1
  • This procedure for the serial communication procedures, the use of Verilog langu...
    此程序为串行通信程序,采用verilog语言编写的,经过仿真验证已经通过.-This procedure for the serial communication procedures, the use of Verilog language, after simulation has been adopted.
    2022-04-22 21:51:37下载
    积分:1
  • uart
    一个实用的uart协议模块,使用verilog 实现(A practical uart protocol modules, use verilog to achieve)
    2013-07-25 11:43:34下载
    积分:1
  • ran_num_generator.tar
    vhdl random numbergenerater
    2013-04-10 16:31:28下载
    积分:1
  • C-V2X-master
    LTE is an abbreviation for Long Term Evolution.
    2019-06-29 01:08:09下载
    积分:1
  • tdc
    time to digital convertor
    2011-09-22 16:25:50下载
    积分:1
  • DE2_Default
    基于DE2开发板的VGA显示模块,仅供大家参考(DE2 development board based on the VGA display module, for your reference)
    2008-07-21 16:12:32下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载