登录
首页 » VHDL » 关于基数分频技巧设计,基于VHDL语言,对实际设计有帮助

关于基数分频技巧设计,基于VHDL语言,对实际设计有帮助

于 2022-05-16 发布 文件大小:116.03 kB
0 155
下载积分: 2 下载次数: 1

代码说明:

关于基数分频技巧设计,基于VHDL语言,对实际设计有帮助-DIVIDE

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • DDS的频率转换可以以近似认为是即时的,这是因为它的相位序列在时间上是离散的,在频率控制字改变之后,要经过一个时钟周期之后才能按照新的相位增量增加,所以也可以说...
    DDS的频率转换可以以近似认为是即时的,这是因为它的相位序列在时间上是离散的,在频率控制字改变之后,要经过一个时钟周期之后才能按照新的相位增量增加,所以也可以说它的频率转换时间就是频率控制字的传输时间,-DDS frequency conversion can be considered similar to real-time, this is because it is the phase sequence in time is discrete, in the frequency control word change after one clock cycle to go through before a new phase in accordance with the incremental increase, so it can be said of the frequency switching time is the frequency control word transmission time,
    2022-02-13 18:40:44下载
    积分:1
  • shuzi
    讲述了全数字信号发生器部分频率值测算的表格(Full digital signal generator frequency value calculation form )
    2011-12-17 00:55:01下载
    积分:1
  • XUAN-ZHUAN-led
    旋转LED 实现自适应转速 字幕滚动 对接的程序(Rotating LED Adaptive Speed ​ ​ subtitles scroll docking program)
    2013-02-06 16:17:56下载
    积分:1
  • vibration-test-for-shafting-system
    轴系测试程序,多通道输入输出,实现时域、频域、轴心轨迹、瀑布图等功能。(Shafting test program, multi-channel input and output, to achieve time domain, frequency domain, orbit, waterfall and other functions.)
    2013-06-28 16:20:50下载
    积分:1
  • Kay_algorithm
    QPSK调制的载波频偏估计,是一个可以调用的函数。接收端进行了一系列的处理。经典的Kay法(QPSK-carrier frequence offset estimation_ kay )
    2013-03-18 14:36:29下载
    积分:1
  • prac2
    VHDL implementation using mouse and monitor
    2009-06-28 20:10:56下载
    积分:1
  • atom.2007.12.tar
    Cores are generated from Confluence a modern logic design language. Confluence is a simple, yet highly expressive language that compiles into Verilog, VHDL, and C
    2008-05-12 10:13:23下载
    积分:1
  • ram
    代码实现了一个由32位寄存器组成的寄存器组,并有多个控制输入和两个输出,方便使用。(The code implements a 32-bit register consisting of registers, and there are multiple control inputs and two outputs, easy to use.)
    2009-10-23 16:09:44下载
    积分:1
  • class16_pll
    说明:  FPGA实现PLL锁相环,输出不同频率的时钟控制信号。(FPGA realizes PLL and outputs clock control signals of different frequencies.)
    2021-03-19 17:19:19下载
    积分:1
  • PCIe
    本书共由三篇组成。其中第一篇由第1~3章组成,介绍PCI总线的基础知识。第二篇 由第4~13章组成,介绍PCIExpress总线的相关概念。第二篇的内容以第一篇为基础。(This book comprises a total of three components. The first chapter from the first 1-3 chapters, introduces the basics of the PCI bus. Second by the first 4 to 13 chapters, introduces concepts related PCIExpress bus. The contents of the first to second basis.)
    2020-06-26 17:20:02下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载