-
RISC-V-Reader-Chinese-v2p1
说明: RISC-V 芯片设计规范,很有参考价值,开源芯片设计必备参考资料,希望对大家有帮助。(The RISC-V Foundation is chartered to standardize and promote the open RISC-V instruction set architecture)
- 2020-07-01 23:00:02下载
- 积分:1
-
Classic_Manual_Verilog_programming_language
Verilog编程语言经典手册Classic Manual Verilog programming language(Verilog programming language classic manual Classic Manual Verilog programming language)
- 2010-07-30 09:31:49下载
- 积分:1
-
electricwatch
用VHDL语言设计多功能的电子表。实现基本电子表的时间显示、闹钟、秒表等功能(VHDL language design with multi-functional electronic watch. The time table to achieve basic electronic display, alarm clock, stopwatch functions)
- 2010-05-07 17:11:53下载
- 积分:1
-
BPSK
FPGA实现BPSK调制,带Modelsim仿真,实际系统测试通过,载波信号,调制波信号频率可调(FPGA implementation BPSK modulation with Modelsim simulation, the actual system test, the carrier signal, modulated wave signal frequency adjustable)
- 2020-10-30 22:09:56下载
- 积分:1
-
texample1
32-bit shifter, shifter, 32-bit.Very goog as a study file.
- 2015-10-24 09:44:53下载
- 积分:1
-
Verilog ADPLL文件和testbench。V
verilog ADPLL file with testbench.v
- 2022-02-25 04:56:13下载
- 积分:1
-
一种基于格雷码的异步FIFO设计与实现,8*8位的fifo VHDL 源码
一种基于格雷码的异步FIFO设计与实现,8*8位的fifo VHDL 源码-Gray-code based on the Asynchronous FIFO Design and Implementation
- 2022-08-23 15:10:52下载
- 积分:1
-
这是一个HDB3的译码器,实现从HDB3双极性码到高低电平二值序列的转化...
这是一个HDB3的译码器,实现从HDB3双极性码到高低电平二值序列的转化-This is a decoder of the HDB3, HDB3 bipolar from high-low-level code to the conversion of binary sequences
- 2022-11-02 21:30:03下载
- 积分:1
-
DDS-Basic-principle
DDS基本原理,详细讲述了DDS基本原理及设计技巧(DDS Basic principle)
- 2015-09-14 21:38:26下载
- 积分:1
-
DE2_115_CAMERA
d5m的DE2驱动Verilog HDL (d5m driven on DE2 by Verilog HDL )
- 2020-07-09 20:38:55下载
- 积分:1