-
A complete viterbi coding procedures, the use of VHDL language, as well as test...
一个完整的viterbi编码程序,使用vhdl语言编写,还有测试程序-A complete viterbi coding procedures, the use of VHDL language, as well as test procedures
- 2022-04-12 08:34:41下载
- 积分:1
-
UMC_90nm_1P9M_LOGIC_MIXED_MODE_Process_TLR_V1.1
UMC 90nm design kit. please read before using thee models.
- 2013-02-02 11:24:38下载
- 积分:1
-
Listingprogram1
listing program clock
- 2012-11-26 03:31:42下载
- 积分:1
-
一个用于锁相环开发的资料,请作为参考!
一个用于锁相环开发的资料,请作为参考!-A phase-locked loop for the development of the information, please as a reference!
- 2022-11-15 16:30:03下载
- 积分:1
-
ahdl--sine-wave-code-with-rom-look-up-table_imp
hi this is an verilog codes
- 2011-11-11 14:30:21下载
- 积分:1
-
homework32
说明: 这是32位移位寄存器,是用verilog编写的,能够实现从1到31位的左或右的移位(This is a 32-bit shift register, is prepared verilog, can be realized from the 1-31 shift left or right)
- 2009-07-27 15:54:00下载
- 积分:1
-
mux21a
在VHDL结构体中用于描述逻辑功能和电路结构的语句分为顺序语句和并行语句两部分,顺序语句的执行方式十分类似于普通软件语言的程序执行方式,都是按照语句的前后排列方式顺序执行的。(VHDL structure in the body used to describe the logic function and circuit structure of the order of statements and expressions are divided into two parts in parallel statement, modalities for the implementation of the order of statement is very similar to ordinary language software program implementation, are in accordance with the statements before and after the arrangement of the order implementation.)
- 2008-12-24 18:25:20下载
- 积分:1
-
altera
altera官方的各种有用的参考资料,都是自己收集的,遇到问题可以很方便的查看(altera official variety of useful references, are their own collection, problems can easily view)
- 2014-06-02 10:39:18下载
- 积分:1
-
8b10b
8b10b编解码,用于光通信和千兆以太网,verilog编写,已验证(8b10b codec for optical communications and Gigabit Ethernet, verilog prepared Verified)
- 2021-01-27 09:48:41下载
- 积分:1
-
Some files
this is a sum for 2 digit numbers
- 2018-01-24 03:30:30下载
- 积分:1