登录
首页 » VHDL » UART串口传输的Verilog RTL

UART串口传输的Verilog RTL

于 2022-01-28 发布 文件大小:7.04 kB
0 194
下载积分: 2 下载次数: 1

代码说明:

uart串口传输的verilog RTL级源码,已通过仿真验证。文件主要包含发送、接受位处理,发送、接受字节帧处理,对学习串口通信的朋友很有帮助-uart serial transmission verilog RTL-level source code has been verified by simulation. File mainly contains the send, receive digital processing, sending, receiving bytes of frame processing, serial communications, a friend of learning helps

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • 32位二进制除法器2
    2023-01-06 11:10:03下载
    积分:1
  • it is a multiplier used in RIsc architecture based processor.......
    it is a multiplier used in RIsc architecture based processor.......
    2022-08-09 07:53:07下载
    积分:1
  • 用VHDL写的
    用vhdl写的-using VHDL write
    2022-03-16 07:17:41下载
    积分:1
  • VHDL
    控制电话信令 完成忙碌 等待 回铃音振铃等(Signaling complete control over telephone ring so busy waiting ringback tone)
    2010-10-22 20:11:38下载
    积分:1
  • N-bits-by-M-bits
    这是一个verilog代码实现的常用乘法器。设计的是通用N比特乘M比特的二进制乘法器(This is a common multiplier verilog code. Design of a generic N bits by M bits of the binary multiplier)
    2013-10-05 19:44:52下载
    积分:1
  • quartus2
    quartus2的中文文档,不是很全,仅供大家学习(quartus2 the Chinese document, not very wide, only for them to learn)
    2010-07-29 19:49:52下载
    积分:1
  • class17_TLC5620
    TLC5620驱动程序包括其他文件,8位,4通道,电压输出型DAC的数模转换器(TLC5620 driver and doc)
    2018-08-13 16:58:54下载
    积分:1
  • Verilog-example-by-xiayuwen
    这本书是夏宇文老师在几年前编写的,非常是和初学者,里面有哦对verilog 的详细讲解(a book write by xiyuwen ,This book provides a detailed explanation of verilog )
    2012-01-03 19:02:58下载
    积分:1
  • Study_Test
    实现简单的硬件加法器、除法器,实现源码文中注释(Realize simple hardware adder and divider, realize source code)
    2020-06-21 05:20:01下载
    积分:1
  • E1(一级欧洲传输标准)
    E1 (FIRST ORDER EUROPE TRANSMISSION STANDARD)
    2023-08-26 23:00:03下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载