登录
首页 » VHDL » UART串口传输的Verilog RTL

UART串口传输的Verilog RTL

于 2022-01-28 发布 文件大小:7.04 kB
0 165
下载积分: 2 下载次数: 1

代码说明:

uart串口传输的verilog RTL级源码,已通过仿真验证。文件主要包含发送、接受位处理,发送、接受字节帧处理,对学习串口通信的朋友很有帮助-uart serial transmission verilog RTL-level source code has been verified by simulation. File mainly contains the send, receive digital processing, sending, receiving bytes of frame processing, serial communications, a friend of learning helps

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • MTKhardwaretraing
    MTK平台硬件培训MTK平台硬件培训MTK平台 GSM双频手机接收信号 处理流程MTK平台 GSM双频手机接收信号 处理流程 (MTK platform hardware training platform hardware training MTK MTK GSM dual-band mobile phone platform to receive the signal processing)
    2010-08-05 00:12:33下载
    积分:1
  • fpga1
    说明:  基于EasyFPGA030的直流电机控制电路设计和四位数字密码锁。(DC Motor Control Based on EasyFPGA030 circuit design and four-digit combination lock.)
    2010-05-03 20:20:42下载
    积分:1
  • (15-7-2)BCH
    Verilog HDL 语言编写的(15,7,2)BCH编码和译码功能(Verilog HDL language (15,7,2) BCH encoding and decoding functions)
    2020-10-29 11:19:57下载
    积分:1
  • quanjiaqi
    4 级流水方式的8 位全加器。。。。。。(Way flow of 4 full adder 8. . . . . .)
    2009-04-29 15:48:35下载
    积分:1
  • maxplus2为开发环境 vhdl编写的自由 计数器 程序
    maxplus2为开发环境 vhdl编写的自由 计数器 程序-maxplus2 VHDL environment for the development of free counter preparation procedures
    2022-10-02 01:40:03下载
    积分:1
  • verilog prescaler for the realization of the odd
    verilog实现的奇数分频器 针对任何规模的奇数分频-verilog prescaler for the realization of the odd-numbered odd-numbered points of any size-frequency
    2022-08-08 15:56:02下载
    积分:1
  • Key_gen the Qutuas II v7.1 for sp1 invalid This is the v7.1 sp1 months key_gen
    Qutuas II v7.1的key_gen 对sp1无效 这就是个v7.1 sp1的key_gen -Key_gen the Qutuas II v7.1 for sp1 invalid This is the v7.1 sp1 months key_gen
    2023-07-28 18:25:02下载
    积分:1
  • 一种用于乘数的8x8的制备采用Verilog HDL语言
    一个用VerilogHDL语言编写的8X8的乘法器-a Verilog HDL language used in the preparation of the multiplier 8X8
    2023-08-11 06:05:03下载
    积分:1
  • VGA
    说明:  用VERILOG编写的一个可以实现VGA显示的程序.....(Prepared using a VERILOG VGA display program can .....)
    2011-03-04 12:25:21下载
    积分:1
  • Program to implement convolution through VHDL
    Program to implement convolution through VHDL-Program to implement convolution through VHDL...
    2023-02-08 06:15:02下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载