登录
首页 » VHDL » UART串口传输的Verilog RTL

UART串口传输的Verilog RTL

于 2022-01-28 发布 文件大小:7.04 kB
0 174
下载积分: 2 下载次数: 1

代码说明:

uart串口传输的verilog RTL级源码,已通过仿真验证。文件主要包含发送、接受位处理,发送、接受字节帧处理,对学习串口通信的朋友很有帮助-uart serial transmission verilog RTL-level source code has been verified by simulation. File mainly contains the send, receive digital processing, sending, receiving bytes of frame processing, serial communications, a friend of learning helps

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • ahb 总线协议
    本文以 VHDL 语言编码得到了 AMBA 与 AHB 总线仲裁。这里在本文中,我们设计了 AMBA 总线协议,将用于多奴隶通信环境,多主
    2022-01-25 21:18:17下载
    积分:1
  • NIOS II IDE 编程, 定时器测试程序,仅供参考。
    NIOS II IDE 编程, 定时器测试程序,仅供参考。-NIOS II IDE programming timer testing procedures, for information purposes only.
    2022-06-26 06:07:20下载
    积分:1
  • 使用VHDL语言编程,烧录在芯片运行的倒数5秒响4声短铃最后一声长音的数字钟...
    使用VHDL语言编程,烧录在芯片运行的倒数5秒响4声短铃最后一声长音的数字钟-The use of VHDL language programming, burn in the chip to run the last 5 seconds short bell ring 4 final say sound a long tone of digital clock
    2022-06-20 16:23:08下载
    积分:1
  • com1027soft
    FSK/MSK/GFSK/GMSK DIGITAL DEMODULATOR VHDL SOURCE CODE OVERVIEW
    2011-03-21 22:41:15下载
    积分:1
  • rs-codec(255-223)
    这是rs(255,223)编码的verilog源程序。里面有:encode、decode、test-bench等文件。(This is rs (255,223) verilog source coding. Inside : encode, decode, test-bench and other documents.)
    2021-05-13 00:30:02下载
    积分:1
  • traffic 2
    说明:  实现主干道交通灯显示,以状态机程序实现,并用数码管进行红绿灯倒计时的显示,内置计数模块,交通灯控制模块,数码管显示模块,并对各模块用电路图的方式进行连接。对于学习VHDL语言有所帮助。(The main road traffic light display is realized by the state machine program, and the digital tube is used to display the traffic light countdown. The counting module, the traffic light control module and the digital tube display module are built in, and each module is connected by the circuit diagram. It is helpful for learning VHDL.)
    2020-06-25 19:55:12下载
    积分:1
  • verilog-learning-of-HuaWei
    华为公司学习verilog的资料,绝密资料,想学习verilog编程,想学习FPGA,想以后进华为公司的都可以看看。(Huawei learning verilog information, confidential information, want to learn verilog programming, want to learn FPGA, think later into the Huawei can see.)
    2013-07-23 14:48:30下载
    积分:1
  • 乐曲播放器
    用vhdl语言编写的程序,可以播放乐曲,有分频模块,可播放梁祝等歌曲。
    2022-01-21 18:49:47下载
    积分:1
  • DualPortRAM
    此程序是Verilog HDL语言读写RAM的程序希望大家有用(This is Verilog HDL Promang)
    2020-10-29 21:19:57下载
    积分:1
  • vga
    说明:  实现在屏幕上显示绿色和红色相间的水平条纹。其中,vga_640x480模块将产生行同步信号hsyn和场同步信号 vsync; vga_stripes模块将产生red、green和blue三个输出。(The horizontal stripes of green and red are displayed on the screen. Among them, vga_640x480 module will produce line synchronization signal Hsyn and field synchronization signal vsync; vga_stripes module will produce red, green and blue three outputs.)
    2020-06-24 02:00:02下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载