-
iic
iic 总线 verilog 源代码
标准i2c总线, 有sda scl 时钟,频率自定(IIC bus standard Verilog source code i2c bus, has sda scl clock, the frequency of self-)
- 2007-10-24 17:52:33下载
- 积分:1
-
VHDL-DDS
基于FPGA的DDS信号源设计,32位相位累加器,产生可调频率(FPGA-based DDS signal source design, 32-bit phase accumulator to generate tunable frequency)
- 2013-06-27 15:16:15下载
- 积分:1
-
beep
用VHDL语言实现的蜂鸣器发声程序,当按下不同按键时,发出不同频率的声音(Function:when different buttens are pressed, beep will play sound with different frequency.
laguage:VHDL)
- 2021-04-25 22:58:46下载
- 积分:1
-
美国人写的各种类型的fpag设计指导,非常详细的介绍了从fpga的型号,结构,实现,编程,等各个方面的要点。...
美国人写的各种类型的fpag设计指导,非常详细的介绍了从fpga的型号,结构,实现,编程,等各个方面的要点。-Written by Americans of all types of fpag design guide, very detailed introduction from the FPGA models, structure, realize, programming, and other aspects of the main points.
- 2023-03-16 13:55:04下载
- 积分:1
-
QuartusII
基于QuartusII环境下以模块化的形式做成的视频复合同步信号。-QuartusII-based environment to create the form of modular composite video sync signal.
- 2022-03-03 23:44:07下载
- 积分:1
-
VENDTEST
此为实现第14.7.9章所需的激励文件
该代码为门级RTL描述。(Stimulus file to verify Section 14.7.9
the functionality of
gate vs. RTL description.)
- 2011-08-11 15:07:16下载
- 积分:1
-
双电梯控制器
说明: 使用verilog实现的双电梯控制器,1-9层,仿真通过(a bi-elevator controller written in VerilgHDL, which has floor1-9, simulation passed)
- 2020-06-17 11:44:27下载
- 积分:1
-
PCIe
本书共由三篇组成。其中第一篇由第1~3章组成,介绍PCI总线的基础知识。第二篇
由第4~13章组成,介绍PCIExpress总线的相关概念。第二篇的内容以第一篇为基础。(This book comprises a total of three components. The first chapter from the first 1-3 chapters, introduces the basics of the PCI bus. Second by the first 4 to 13 chapters, introduces concepts related PCIExpress bus. The contents of the first to second basis.)
- 2020-06-26 17:20:02下载
- 积分:1
-
四位动态刷新数码管显示,VERILOG代码,含详细的中文注释....
四位动态刷新数码管显示,VERILOG代码,含详细的中文注释.-Four dynamic refresh digital tube display, VERILOG code, with detailed notes in Chinese.
- 2022-02-10 00:53:27下载
- 积分:1
-
FPGA
实现温度显示,接温度传感器。在4数码管上显示小数点后两位的温度(temperture of FPGA)
- 2012-03-28 23:12:48下载
- 积分:1