-
verilog hdl教程135例:verilog hdl语言类似于C语言,便于学习。本文档带有源代码,7...
verilog hdl教程135例:verilog hdl语言类似于C语言,便于学习。本文档带有源代码,7-8章-Verilog HDL 135 cases Guide : Verilog HDL language similar to the C language, to facilitate learning. This document with the source code, 7- 8
- 2022-11-14 03:30:03下载
- 积分:1
-
can-lite-vhdl-master
说明: CAN VHDL Code. Behavioral implementation of CAN bus interface.
- 2021-01-19 21:48:41下载
- 积分:1
-
qiangdaqi
本程序为四路抢答器verlog HDL语言工程实例。(This program is four Responder verlog HDL language engineering examples.)
- 2013-10-30 14:48:21下载
- 积分:1
-
JSFP
奇数分频-此程序对输入频率sysclk有奇数(X)分频的功能(Odd frequency- this program has an odd number of input frequency sysclk (X) frequency function)
- 2011-08-01 12:37:42下载
- 积分:1
-
Using VHDL programming asynchronous FIFO procedure can be run by the debugger
使用VHDL编程的异步FIFO程序 经调试可运行-Using VHDL programming asynchronous FIFO procedure can be run by the debugger
- 2022-03-23 14:37:37下载
- 积分:1
-
DTMB
能够完美产生数字地面电视(DTMB)的信源的程序。帧头模式为模式一。信道可选择,信号加入频偏,延时,后经滤波器后输出。(Able to produce perfect digital terrestrial television (DTMB) of the source program. Mode is the mode a header. Channels to choose from, the signal adding offset, delay, after the filter output.)
- 2013-07-25 11:22:28下载
- 积分:1
-
FPGA
Verilog学习例程EP2C5,内有跑马灯等18个程序(Verilog learning routines EP2C5, marquees and other 18 programs)
- 2020-12-06 22:29:21下载
- 积分:1
-
ddr_sdr_V1_1
its the vhdl stuff for ddr sdram controller nice one easily understandable
- 2010-09-08 08:32:09下载
- 积分:1
-
DDC
说明: 数字下变频verilog实现,项目中常用模块(apply the digital down frequency in my project)
- 2020-12-08 11:29:20下载
- 积分:1
-
verilog ADPLL file with testbench
verilog ADPLL file with testbench
- 2022-04-20 22:45:21下载
- 积分:1