登录
首页 » VHDL » 数字相位

数字相位

于 2023-05-28 发布 文件大小:122.27 kB
0 149
下载积分: 2 下载次数: 1

代码说明:

PLL是数字锁相环设计源程序, 其中, Fi是输入频率(接收数据), Fo(Q5)是本地输出频率. 目的是从输入数据中提取时钟信号(Q5), 其频率与数据速率一致, 时钟上升沿锁定在数据的上升和下降沿上;顶层文件是PLL.GDF-digital phase-locked loop PLL design source, in which Fi is the input frequency (receive data), Fo (Q5) is the local output frequency. Objective is to extract data input clock signal (Q5), its frequency and data rate line, the clock rising edge of the lock data the rising and falling edge; top-level document is PLL.GDF

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • 利用EGO1数模混合口袋实验平台上的蓝牙模块与板卡进行无线通信 BLUE
    利用EGO1数模混合口袋实验平台上的蓝牙模块与板卡进行无线通信。使用支持蓝牙 4.0 的手机与板卡上的蓝牙模块建立连接,并且通过手机 APP 发送命令,控制 FPGA 板卡上的硬件外设。(The Bluetooth module on the EGO1 digital-analog mixed pocket experimental platform is used to communicate with the board. The Bluetooth 4.0-enabled mobile phone is used to establish a connection with the Bluetooth module on the board, and commands are sent through the mobile phone APP to control the hardware peripherals on the FPGA board.)
    2020-06-24 02:00:02下载
    积分:1
  • Single-CPU
    简单的单周期CPU设计,实现的指令有:算术运算指令、逻辑运算指令、移位指令、比较指令、存储器读/写指令、分支指令、跳转指令、停机指令。(Simple single-cycle CPU design,The instructions implemented are as follows:Arithmetic operation instruction, logical operation instruction, shift instruction, comparison instruction, memory read/write instruction, branch instruction, jump instruction, stop instruction.)
    2020-06-16 12:28:32下载
    积分:1
  • DE2_115_CAMERA
    d5m的DE2驱动Verilog HDL (d5m driven on DE2 by Verilog HDL )
    2020-07-09 20:38:55下载
    积分:1
  • Realize with a clock input, can realize multi
    实现同一个时钟输入,可以实现多分频,在一个时钟的驱动下-Realize with a clock input, can realize multi-frequency, in a clock-driven
    2023-02-21 01:50:03下载
    积分:1
  • 利用verlilog hdl语言编程,完成了8051内核,非常值得学习硬件描述语言的人看看!...
    利用verlilog hdl语言编程,完成了8051内核,非常值得学习硬件描述语言的人看看!-Verlilog hdl programming language to use to complete the 8051 core, very much worth learning hardware description language of the people to see!
    2023-02-04 05:25:03下载
    积分:1
  • XC3S700_UART_Test
    红色飓风3S700AN开发板UART测试例程(Red Hurricane 3S700AN ​ ​ development board UART test code)
    2013-07-12 00:34:31下载
    积分:1
  • VHDL——如何写简单的testbench
    基于VHDL的testbench编写攻略(VHDL based on the preparation of testbench Raiders)
    2017-07-31 15:00:45下载
    积分:1
  • LDPC_DVB-T2
    LDPC encoding code in 1/2code rate for DVB-T2
    2014-03-11 08:05:18下载
    积分:1
  • 4 位纹波计数器
    用 vhdl 语言实现,上下计数器使用边缘触发一个 4 位纹波计数器。积极的边沿触发。 包含的所有文件。试验台架波形。针对采用赛灵思文件
    2022-03-29 03:48:56下载
    积分:1
  • latticeECP3-serdes-test-code
    lattice ECP3系列高速FPGA serdes测试代码(lattice ECP3 series high speed serdes test code)
    2021-03-25 01:39:14下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载