登录
首页 » VHDL » VHDL描述的时钟分频电路,用途广

VHDL描述的时钟分频电路,用途广

于 2022-03-10 发布 文件大小:904.00 B
0 191
下载积分: 2 下载次数: 1

代码说明:

VHDL描述的时钟分频电路,用途广-VHDL description of the clock divider circuit, uses widely ...

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • 实验九 计算机核心(CPU+RAM)的设计与实现
    计算机组成原理的CPU实验,基于quartus平台(CPU experiment of computer organization principle, based on quartus platform)
    2018-06-09 11:13:43下载
    积分:1
  • key_xiaodou
    说明:  该资料是用vhdl编写的按键消抖程序,按键消抖在使用按键的数字电路中非常重要,如果不对按键信号进行处理,有可能会出现大量错误的按键信号。文件key_xd.vhd是按键消抖程序,文件key_xd.vwf是仿真波形文件。该程序已经通过仿真测试,并且在电路板上调试通过,效果理想。(The information is written in the key consumer vhdl shaking procedures, key consumer shaking in digital circuits using the buttons is very important, if not key signal processing, there may be a lot of the wrong button signal. File key_xd.vhd is key consumer shake procedure is the simulation waveform file key_xd.vwf file. The program has been tested by simulation and debugging in circuit board by, the results are satisfactory.)
    2010-04-26 16:13:57下载
    积分:1
  • 华为经典FPGA设计全套入门技巧
    华为经典设计全套入门技巧,面试经验,设计技巧(Huawei Classic Design Complete Introduction Skills, Interview Experience, Design Skills)
    2020-07-01 23:00:02下载
    积分:1
  • gps_lms
    本系统用于GPS中频部分的窄带滤波(AD后的数据经过LMS滤波后去掉窄带干扰,可以抑制20dB以上的干扰)(this system can be imply to anti-narrowband-jamming for GPS IF signal, it can degrade 20dB narrowband jamming)
    2011-08-23 21:06:41下载
    积分:1
  • 组合下载器SCH-3-RENEW
    有自己制作的下载器原理图,包含了stlinkv2,XDS100V3,USBBLASTER.原理图和封装,一款多功能下载器。(Have their own production downloader schematic diagram, contains stlinkv2, XDS100V3, USBBLASTER. Schematic diagram and encapsulation, a multi-function downloader.)
    2019-02-28 17:27:16下载
    积分:1
  • frequency
    基于FPGA的频率测量,能测量方波信号的频率、占空比、相位差。范围100mHz~200MHz,精度0.0001Hz(The frequency measurement based on FPGA can measure the frequency, duty cycle and phase difference of the square wave signal. Range 100mHz~200MHz, precision 0.0001Hz)
    2018-06-29 16:48:41下载
    积分:1
  • 七人表决器
    七人表决器,当有四人或四人以上的人同意是,表决通过。每个裁判控制一个开关,高电平表同意,在quartusII上用全加器来实现,当表决通过时,实验箱上的LED灯亮
    2022-02-03 05:43:46下载
    积分:1
  • Xilinx V5 FPGA详细规格、编程FPGA参考,系统设计…
    detailed spec for Xilinx V5 FPGA, reference for programming of FPGA, system designer or ASIC designer.
    2022-04-28 20:14:22下载
    积分:1
  • bin_to_bcd
    VHDL之二進制轉BCD碼之程式碼,算完整的(Of binary to BCD code VHDL code, operator complete)
    2013-03-13 16:05:11下载
    积分:1
  • PCI_DG
    说明:  这是XILINS关于PCI设计的书籍,欢迎大家下载,逻辑设计(This is XILINS PCI design on the books, are welcome to download)
    2010-04-15 13:19:41下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载