登录
首页 » VHDL » FPGA Verilog HDL模拟IIC通讯接口

FPGA Verilog HDL模拟IIC通讯接口

于 2023-04-25 发布 文件大小:200.22 kB
0 155
下载积分: 2 下载次数: 1

代码说明:

FPGA Verilog HDL模拟IIC通讯接口-FPGA Verilog HDL IIC Interface

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • 5
    说明:  用VHDL语言实现电子钟(Using VHDL language electronic bell)
    2008-11-28 21:20:23下载
    积分:1
  • car
    基于Xilinx公司的ISE软件开发的智能循迹避障小车的源代码,用Verilog语言,传感器有红外传感器以及超声波传感器(Xilinx' s ISE-based software development intelligent car tracking avoidance source code, using Verilog language, the sensor has an infrared sensor and ultrasonic sensors)
    2015-03-21 18:06:18下载
    积分:1
  • BPSK
    说明:  先用Matlab理论仿真,再用Verilog语言在ISE环境下编写程序,可通过手机发送指令来控制上下变频器的参数。(Firstly, we use the theory of MATLAB to simulate, and then use Verilog language to write programs in ISE environment. The parameters of up-down converter can be controlled by sending instructions from mobile phone.)
    2020-06-19 22:40:02下载
    积分:1
  • VER_I2C_EEPROM
    EEPROM 的verilog仿真模型(cat24cxx系列)(verilog simulition Model of EEPROM,include cat24cxx)
    2016-10-15 11:37:50下载
    积分:1
  • uart
    UART功能,可以增加在NIOS2內,主要來做外部Flash的擦除及寫入,需搭配上位機傳輸字串來控制(UART function, can increase the NIOS2, the main external Flash to do the erase and write, to be a string with the host computer to control the transmission)
    2011-08-25 09:32:35下载
    积分:1
  • VHDL频率计
    采用VHDL编写的频率计,模块划分清晰易懂,基本原理为检测一个闸门脉冲周期内的信号次数,采用四段数码管显示
    2022-09-17 10:05:04下载
    积分:1
  • Discrete cosine transform and inverse discrete cosine transform of the HDL code...
    离散余弦变换及反离散余弦变换的HDL代码及测试文件。包括VHDL及Verilog版本。可用途JPEG及MEPG压缩算法。-Discrete cosine transform and inverse discrete cosine transform of the HDL code and test files. Including VHDL and Verilog versions. And MEPG can use JPEG compression algorithm.
    2023-04-06 08:40:04下载
    积分:1
  • vhdl code for counterand detemines how counter works
    vhdl code for counterand detemines how counter works
    2023-03-20 20:40:03下载
    积分:1
  • xintf-fpga
    本程序主要是实现xinlinx fpga与dsp之间的双工通信(This program is to achieve duplex communication between xilinx fpga and dsp)
    2021-02-10 18:29:52下载
    积分:1
  • 256字节深度的RS232串口程序,共分4个模块,顶层文件FIFO程序串口收和串口发.经过测试已用于产品.可靠!...
    256字节深度的RS232串口程序,共分4个模块,顶层文件FIFO程序串口收和串口发.经过测试已用于产品.可靠!-Depth of 256-byte Serial RS232 procedures, divided into four modules, top-level document procedures FIFO serial and serial-fat collection. After the test has been used in products. Reliable!
    2022-01-26 06:37:51下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载