-
基于verilog的1588V2协议的fpga实现
基于verilog的1588V2协议的fpga实现,目前项目通用代码,供大家参考(Based on verilog 1588 v2 fpga implementation of the agreement, the project general code, for your reference)
- 2021-04-26 10:58:46下载
- 积分:1
-
fpga
ldpc码的FPGA编译与仿真实现,欢迎分享,分享快乐。(LDPC code compilation and simulation。)
- 2014-05-24 17:32:11下载
- 积分:1
-
20190718 - Copy
this files describes how to build i2c block modules in verilog hdl and programming them on an fpga device
- 2020-06-21 21:20:02下载
- 积分:1
-
UART_prj_ViHDL
vhdl project at sbu uni in iran
uart
- 2010-05-08 16:18:37下载
- 积分:1
-
本例为TLC7524接口电路VHDL原程序
本例为TLC7524接口电路VHDL原程序-Example for the TLC7524 interface circuit VHDL original procedure
- 2022-03-01 05:38:08下载
- 积分:1
-
该程序实现的是10进制的计数器,具有置位复位的功能。
该程序实现的是10进制的计数器,具有置位复位的功能。-the program is the band of 10 counters, with the home-reset function.
- 2022-02-25 09:51:44下载
- 积分:1
-
verilog
基于QUATEUS2的设计一个8位频率计verilog语言编程(The design is based QUATEUS2 an 8-bit frequency counter verilog programming language)
- 2011-12-01 20:19:48下载
- 积分:1
-
DDS FPGA开发下的verilog源代码
DDS_AD9854_for FPGA ,FPGA开发下的verilog源代码,信号发生器(DDS_AD9854_for FPGA, verilog source code, signal generator.)
- 2013-01-14 00:13:36下载
- 积分:1
-
VHDL language design stopwatch, timer function of the realization, the realizati...
VHDL语言设计的秒表,实现计时功能,实现报时功能,并且通过硬件实验。-VHDL language design stopwatch, timer function of the realization, the realization of time functions, and through hardware experiments.
- 2022-09-16 02:55:02下载
- 积分:1
-
a Verilog HDL language used in the preparation of multi
一个用VerilogHDL语言编写的多路解复用器-a Verilog HDL language used in the preparation of multi-channel demultiplexer
- 2022-02-06 11:12:06下载
- 积分:1