-
VHDLquartusmodelsim
内容有VHDL语法总结及相应的实例应用,每个程序我都亲自试过,特别适合初学VHDL的同学们。常用的程序有 设计一个M序列发生器,M序列为“11110101”、 设计一个彩灯控制器,彩灯共有16个,每次顺序点亮相邻的四个彩灯,如此循环执行,循环的方向可以控制。设计一个跑马灯控制器。一共有8个彩灯,编号为LED0~LED7,点亮方式为:先从左往右顺序点亮,然后从右往左,如此循环往复等等。这些都是我在考试前熬夜总结的,很有用。如果配合开发板用的话,那就更好了
( VHDL syntax summary content and the appropriate application instance, every program I have personally tried, especially for students of beginner VHDL. Common program has designed a sequence generator M, the M series is 11110101 , a lantern controller design, a total of 16 lights, each sequence of four adjacent lights lit, so the cycle execution cycle direction can be controlled. Marquee design a controller. A total of eight lights, numbered LED0 ~ LED7, the lighting way: first left to right order of light, and then right to left, so the cycle and so on. These are all I stay up all night before the exam summary, very useful. When combined with the development board, then so much the better
)
- 2016-05-15 14:51:51下载
- 积分:1
-
MP3-coder
In this design, it is assumed that a buffer sized as 1024x8 bits provides main data including scale factors and Huffman code bits to Huffman decoder.
Also, it is assumed that a memory with 1024x8 bits is ready for each component to write or read the output or input 576 frequency lines.(This folder contains three directories: Huffman, IMDCT and Filterbank, each of them
includes all the VHDL source codes of the component.)
- 2013-08-06 15:40:24下载
- 积分:1
-
full adder
说明: vhdl code for full adder
- 2020-06-30 22:46:55下载
- 积分:1
-
Coding Style
良好的Coding Style能减少Bug,减少锁存器出现的可能以及其他隐藏逻辑错误,也有助于减小芯片面积或所用资源(Good Coding Style can reduce Bug, reduce the possibility of latches and other hidden logic errors, and also help to reduce chip area or resources used.)
- 2020-06-17 12:00:01下载
- 积分:1
-
VHDL 的想法
此代码包含非常有趣实现想法加密使用 vhdl 语言使用 Xilinx 的工具 !希望你可以自定义和使用供您自己个人使用的这份工作 !住宿已连接并且放松的感觉,要问的问题
- 2022-01-24 12:36:17下载
- 积分:1
-
托马斯的教科书Verilog。Verilog的托马斯在该领域的著名…
Thomas课本中的verilog例子。Thomas的verilog在可编程期间领域很有名-Thomas textbook example of verilog. Verilog Thomas in the field during the famous programmable
- 2022-03-07 05:06:40下载
- 积分:1
-
一个verilog语言描写的同步fifo,包括:Fifo using declared registers for storage和Fifo using (mo...
一个verilog语言描写的同步fifo,包括:Fifo using declared registers for storage和Fifo using (model of) standard memory chip for storage.两种方式,包含testbench-Verilog language describes a synchronous fifo, including: Fifo using declared registers for storage and Fifo using (model of) standard memory chip for storage. In two ways, including Testbench
- 2022-08-21 18:15:23下载
- 积分:1
-
3X3矩阵乘法的VHDL程序!对初学者有很大帮助!
3X3矩阵乘法的VHDL程序实现!对初学者有很大的帮助!-3X3 matrix multiplication VHDL program! For beginners is a great help!
- 2022-01-26 08:06:59下载
- 积分:1
-
RS_CC_ENC
OFDM系统新型CC编解码的verilogHDL设计,与RS编码级联,经测试误码率性能提高(OFDM system verilogHDL new CC codec design, coding and RS cascade, tested BER performance improvement)
- 2020-12-31 10:58:59下载
- 积分:1
-
cordic_verilog
cordic算法的verilog 语言实现,注释详细,资料齐全,实现了cordic算法的各个功能,可以计算正余弦(cordic algorithm verilog language, detailed notes, and complete information)
- 2020-06-29 16:20:02下载
- 积分:1