登录
首页 » VHDL » MCU and FPGA communication functions: SCM control FPGA to write a byte of data...

MCU and FPGA communication functions: SCM control FPGA to write a byte of data...

于 2023-04-21 发布 文件大小:335.79 kB
0 127
下载积分: 2 下载次数: 1

代码说明:

单片机与FPGA的通信  功能 :单片机控制写FPGA一字节数据 单片机控制写FPGA一字节数据时钟 (注意读写数据端口可复用,也可分用) 单片机控制发送数据端口 -MCU and FPGA communication functions: SCM control FPGA to write a byte of data SCM control FPGA to write a byte of data clock (Note that the read and write data ports can be re-used, but also can be divided into use) SCM control to send data port

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • PS2_KB11
    键盘计算器,可实现加减乘数运算 基于fpga nios2(Keyboard, calculator, addition and subtraction can be realized based on fpga nios2 multiplier operator)
    2011-05-19 10:28:42下载
    积分:1
  • FIFO
    FIFO的VERILOG代码编写 可综合的Verilog FIFO存储器(The VERILOG code FIFO write comprehensive Verilog FIFO memory)
    2010-10-11 20:35:47下载
    积分:1
  • 根据音乐发生的机理,将复杂可编程逻辑器件作为发生音乐的核心器件,用高速集成电路硬件描述语言编程描述发生的音乐乐谱,配合周边硬件电路,由电声转换发声器接收信号,从...
    根据音乐发生的机理,将复杂可编程逻辑器件作为发生音乐的核心器件,用高速集成电路硬件描述语言编程描述发生的音乐乐谱,配合周边硬件电路,由电声转换发声器接收信号,从而发出音乐声,实验表明,采用该方法设计的音乐发生器成本低、修改方便-Music took place in accordance with the mechanism of complex programmable logic device, as occurred in the core of music devices, with high-speed integrated circuit hardware description language to describe the occurrence of music notation, with the peripheral hardware circuits, electro-acoustic conversion by the audible signal device to receive signals, which issued music, experiments show that this method of music generator design and low cost, easy to amend
    2023-06-27 23:25:04下载
    积分:1
  • PN-(2)
    伪随机序列FPGA 通过仿真 M3000(Pseudo-random sequence M3000 FPGA simulation)
    2011-06-09 13:40:00下载
    积分:1
  • 10_rom_test
    说明:  介绍如何使用 FPGA 内部的 ROM 以及程序对该 ROM 的数据读操作。(This paper introduces how to use the ROM inside the FPGA and how to read the data of the ROM by the program.)
    2019-03-30 16:39:57下载
    积分:1
  • VHDL design entities, the basic structure of the language element of VHDL using...
    VHDL设计实体的基本结构 VHDL的语言要素 用VHDL实现电路设计的方法 VHDL设计流程-VHDL design entities, the basic structure of the language element of VHDL using VHDL circuit design approach to achieve VHDL design flow
    2022-08-10 09:13:22下载
    积分:1
  • 按键消抖
    说明:  按键消抖,避免按键抖动造成信号误触发,增大按键输入的可靠性(Key jitter elimination, avoid key jitter caused by signal error trigger, increase the reliability of key input)
    2020-07-04 11:00:01下载
    积分:1
  • 带FIFO的ov7670 FPGA应用程序,经测试可用
    这是用Verilog编写的OV7670摄像头驱动代码,带FIFO,经测试可用。(This is written in Verilog OV7670 camera driver code, with FIFO, tested available.)
    2021-04-08 21:19:00下载
    积分:1
  • nfc
    近场通信的verilog描述,包含向量名定义,顶层设计等等的精确描述(Verilog description of near field communication, including the vector name is defined, an accurate description of the top-level design, etc.)
    2015-08-11 15:27:41下载
    积分:1
  • FPGA-LCD
    关于FPGA针对LCD资源配置,及相关电路层次关系(LCD FPGA)
    2012-09-18 22:47:41下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载