登录
首页 » VHDL » Verilog的书verilog_2001_ref_guide

Verilog的书verilog_2001_ref_guide

于 2022-03-25 发布 文件大小:187.84 kB
0 206
下载积分: 2 下载次数: 1

代码说明:

verilog book verilog_2001_ref_guide

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • OFDM_CP
    ofdm系统的matlab实现,包括插入导频信号和循环前缀(Matlab implementation of ofdm system, including inserted pilot frequency signal and the cyclic prefix)
    2013-05-29 10:10:23下载
    积分:1
  • Masseffect-3---Jane-Shepard
    超級好用 25M~100HZ的除頻器 寫了好久 超級實用 歡迎下載(Super easy to 25M ~ 100HZ of divider wrote a long time super practical welcome to download)
    2013-09-13 13:33:13下载
    积分:1
  • 基于FPGA的DDS
    基于FPGA的DDS。可以产生三种波形:正弦,方波,三角波。频率分辨率0.012Hz。频率从0至25MHz任意可调。(FPGA-based DDS. Can produce three waveforms: sine, square, triangle wave. Frequency resolution 0.012Hz. Frequency is adjustable from 0 to 25MHz.)
    2013-08-05 07:06:22下载
    积分:1
  • master_slave
    说明:  AXI4-Lite总线的主从机读写,例程及代码(AXI4-Lite Bus Host-Slave Read-Write, Routine and Code)
    2019-03-22 22:24:20下载
    积分:1
  • vhdl实现的鼠标协议,代码可读性高,适合作为参考案例。
    vhdl实现的鼠标协议,代码可读性高,适合作为参考案例。-VHDL realize mouse agreement, the code readable, suitable as a reference case.
    2022-02-06 08:18:06下载
    积分:1
  • dp_xiliux the CPLD Verilog design experiments, 7 LED demo. code test.
    dp_xiliux 的 CPLD Verilog设计实验,7个LED演示.代码测试通过. -dp_xiliux the CPLD Verilog design experiments, 7 LED demo. code test.
    2023-03-22 17:40:04下载
    积分:1
  • 基于FPGA的数字频率计VHDL源码(精确到1.1hz至20.0mhz)
    当时是用于课程设计而编写的代码,经过的运行没有错误。精确率很高。基于FPGA的数字频率计VHDL源码(精确到1.1hz至20.0mhz)
    2022-02-14 20:48:42下载
    积分:1
  • 硬件设计vhdl_cpu1,1。您可以复制和分发该副本…
    硬件设计vhdl_cpu1,1. You may copy and distribute verbatim copies of this core, as long -- as this file, and the other associated files, remain intact and -- unmodified. Modifications are outlined below.-hardware design vhdl_cpu1, 1. You may copy and distribute verbatim copies of this core, as long-- as this file, and the other associated files, remain intact and-- unmodified. Modifications are outlined below.
    2022-02-06 23:06:37下载
    积分:1
  • and-gate
    programming of and gate
    2016-11-22 14:30:48下载
    积分:1
  • RS码译码器
    采用VHDL语言实现基于BM算法的RS译码器,附件为整个工程文件,内附波形仿真图。程序在QUARTUS II 9.0下仿真通过
    2022-06-03 16:19:45下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载