登录
首页 » VHDL » 主要是RS

主要是RS

于 2022-03-17 发布 文件大小:22.55 kB
0 163
下载积分: 2 下载次数: 1

代码说明:

主要是RS-232串行接口技术并且通过了串行收发器UART的开发实例演示了接口设计的基本步骤程序-Is RS-232 serial interface technology and, through a serial UART transceiver development of interface design examples demonstrate the basic steps of the procedure

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • i2s_input
    基于FPGA的i2s接口输入模块设计,其中有原理图和verilog源码,可在Quartus环境下进行仿真(FPGA-based i2s interface input module design, including schematics and verilog source code, can be simulated in Quartus environment)
    2020-12-14 16:49:14下载
    积分:1
  • multiDDC
    Multi-Digital Down Converter design.
    2008-11-23 15:26:35下载
    积分:1
  • URISC 处理器由数据单元和控制单元组成。数据单元中包含保存运算数据和运算结果的数据寄存器,也包括用来完成数据运算的组合逻辑电路单元。控制单元用来产生控制信号...
    URISC 处理器由数据单元和控制单元组成。数据单元中包含保存运算数据和运算结果的数据寄存器,也包括用来完成数据运算的组合逻辑电路单元。控制单元用来产生控制信号序列,以决定何时进行何种数据运算。控制单元要从数据单元得到条件信号,以决定继续进行那些数据运算,数据单元要产生输出信号,数据运算状态等有用信息。-URISC processor by the data unit and control unit. Data unit included in the preservation of data and computing the results of computing the data register, but also data used to complete a combination of computing logic circuit unit. Control unit used to generate the control signal sequence, to determine when and what data computing. Control unit from the data unit received condition signal to determine the continuation of the data computation, data unit to produce output signals, data, such as computing the state of useful information.
    2022-03-24 14:43:33下载
    积分:1
  • encoding-decoding
    卷积码编码译码程序以及其modelsim仿真波形文件等(Convolutional code encoding and decoding procedures and the Modelsim simulation waveform file)
    2020-12-27 20:59:03下载
    积分:1
  • en.SPI_EEPROM_Verilog_models_V10
    spi接口的eeprom模型,型号为st公司m65pxx(The eeprom model of spi interface is st company m65pxx)
    2021-01-19 14:28:44下载
    积分:1
  • FPGA-design-
    FPGA设计的四种常用思想与技巧分享:串并转换设计技巧、流水线设计思想……(FPGA design of four common ideas and techniques)
    2013-05-22 22:55:38下载
    积分:1
  • Study_Test
    说明:  实现简单的硬件加法器、除法器,实现源码文中注释(Realize simple hardware adder and divider, realize source code)
    2020-06-21 05:20:01下载
    积分:1
  • stm32adc12路采集DMA
    说明:  adc采集多路采集多通道基于dma的adc采集(ADC acquisition, multi-channel acquisition and multi-channel acquisition)
    2020-06-19 06:20:01下载
    积分:1
  • matrix_class
    it is a matrix library. it is needed for fir fier.
    2014-08-29 22:29:24下载
    积分:1
  • claa
    vhdl code for carry lookahead addder
    2014-02-05 00:26:26下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载