登录
首页 » VHDL » buffer for in/out data.

buffer for in/out data.

于 2023-02-22 发布 文件大小:487.36 kB
0 129
下载积分: 2 下载次数: 1

代码说明:

buffer for in/out data.

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • traffic_light
    完成交通灯的所有功能,已经通过验证。希望大家多多指教。(Completion of all the features of traffic lights, have been authenticated. Hope the exhibitions.)
    2011-11-29 20:17:58下载
    积分:1
  • 用于测试ACEX1k30的流水灯程序,晶振频率为20mhz。运行环境Maxplus2...
    用于测试ACEX1k30的流水灯程序,晶振频率为20mhz。运行环境Maxplus2-for testing the water ACEX1k30 lights procedures, the frequency of 20MHz crystal oscillator. Operating environment FLEX10K
    2023-03-02 14:05:03下载
    积分:1
  • 14_SDRAM
    说明:  高速流水的SDRAM控制器,最高速度可达速度在200M左右(high speed SDRAM controller)
    2019-06-17 18:43:54下载
    积分:1
  • STM32与FPGA通信
    stm32与fpga之间的通信,协议是SPI的,可双向通信(双向通信需要自己例化,只例化了fpga到stm32)(Communication between STM32 and FPGA, the protocol is SPI, two-way communication (two-way communication needs to be taken as an example, only FPGA to STM32))
    2020-11-16 09:49:40下载
    积分:1
  • vhdl
    code for fft non synthesisable in xilinx ise
    2013-09-30 13:16:13下载
    积分:1
  • goodProcessor.srcs
    说明:  处理器系统,处理器加上存储器,从存储器取出指令放入处理器执行(processor system, instructions stored in ROM, a counter generate address and the processor execute instructions.)
    2020-10-10 23:10:02下载
    积分:1
  • rough22
    采用倍频及1/3、1/12倍频绘制的路面不平度频谱图(自编)(Using octave and 1/3, 1/12 octave drawn road roughness spectrum (self))
    2013-09-10 16:50:13下载
    积分:1
  • 数字密码锁
    数字密码锁的vhdl实现,包括设置密码,修改密码,报警。
    2022-08-09 06:17:11下载
    积分:1
  • dec
    A Dec example written in VHDL.
    2009-09-23 08:57:25下载
    积分:1
  • the realization of paragraph ep2c5 register verilog language, quartus 2 Simulati...
    ep2c5 实现 段寄存器 verilog语言,quartus 2 仿真-the realization of paragraph ep2c5 register verilog language, quartus 2 Simulation
    2022-03-15 03:31:41下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载