登录
首页 » VHDL » 2004 SNUG of systemverilog

2004 SNUG of systemverilog

于 2022-09-09 发布 文件大小:75.83 kB
0 159
下载积分: 2 下载次数: 1

代码说明:

2004 SNUG of systemverilog

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • 3M
    说明:  在FPGA实验操作系统实现ASK,FSK,PSK的调制解调,基带信号由M序列发生器产生,经过AD模块在示波器上进行显示,精油DA模块在同一块实验板上进行解调操作,生成信号控制LED灯的亮灭,并与调制输出信号在示波器上同时展示,并进行对比。基带信号为3MHz。(In the FPGA operating system experiment implementation ASK, FSK, PSK modulation and demodulation of the baseband signal generated by the M sequence generator, through the AD module on the oscilloscope display module, oil DA demodulation operation in the same block experiment board, the signal generation control LED lights off, and the modulated output signal displayed on the oscilloscope at the same time, and compared.)
    2018-02-09 20:07:01下载
    积分:1
  • USB接口控制器参考设计VHDL代码,方便开发FPGA人员进行USB的开发,是一个不错的源码。...
    USB接口控制器参考设计VHDL代码,方便开发FPGA人员进行USB的开发,是一个不错的源码。-USB interface controller reference design VHDL code, facilitate the development of FPGA personnel USB development, is a good source.
    2022-01-23 10:28:51下载
    积分:1
  • 2022-06-02 03:55:25下载
    积分:1
  • VHDL_APPOINTMENT TIME(Hẹn thời gian hiển thị LCD sử dụng ngôn ngữ VHDL)
    VHDL_APPOINTMENT TIME(Hẹn thời gian hiển thị LCD sử dụng ngôn ngữ VHDL)
    2022-01-25 18:25:54下载
    积分:1
  • MCU_V_PWM_16bit
    单片机通过总线,将占空比和频率送到CPLD/FPGA中,并控制PWM输出.采用Verilog HDL语言编写。(Microcontroller by bus, the duty cycle and frequency sent to the CPLD/FPGA in, and control the PWM output. Using Verilog HDL language.)
    2020-10-29 09:19:57下载
    积分:1
  • verilogsram
    SRAM 读写实验,SRAM存储器的读写操作,Verilog源码有助于提高代码coding能力。使用例程。(SRAM write and read)
    2017-04-20 22:20:05下载
    积分:1
  • ads7846
    四线电阻式触摸屏,ads7846控制显示触摸坐标(Four-wire Resistive Touch Panel, ads7846 touch control display coordinates)
    2009-03-31 20:07:16下载
    积分:1
  • Verilog entry basis, as well as introduce a simple programming, verilog in recen...
    verilog入门基础以及简单编程介绍,verilog是近几年发展迅速的一门硬件语言-Verilog entry basis, as well as introduce a simple programming, verilog in recent years the rapid development of a hardware language
    2023-01-25 17:05:04下载
    积分:1
  • AVR_Core.tar
    CPLD例程(语言)《Verilog HDL数字控制系统设计实例》AVR_Core.tar.gz-.rar(CPLDprogram dialogue /Verilog language design examples)
    2011-11-12 20:43:49下载
    积分:1
  • Altera USB声卡
    altera usb 下载线DIY完全资料-altera usb blaster
    2022-04-29 21:31:03下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载