登录
首页 » VHDL » Write their own extensions clock, an increase of the year, month day time, veril...

Write their own extensions clock, an increase of the year, month day time, veril...

于 2023-01-04 发布 文件大小:3.95 kB
0 154
下载积分: 2 下载次数: 1

代码说明:

自己写的扩展功能时钟,增加了年、月日计时,verilog代码,已在spatarn3实现。-Write their own extensions clock, an increase of the year, month day time, verilog code in spatarn3 realize.

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • LMS
    least mean square algo implemented on verilog
    2017-11-01 05:01:56下载
    积分:1
  • jiaotongdeng
    十字路口交通灯的单片机控制源代码 红黄绿三灯 还有数码管时间显示(Intersection traffic lights SCM source code red yellow three lights and LED time display)
    2011-08-07 23:34:04下载
    积分:1
  • 《Verilog HDL 程序设计教程》2
    《Verilog HDL 程序设计教程》2-"Verilog HDL Design Guide," 2
    2022-03-04 04:35:38下载
    积分:1
  • sha1_v01
    说明:  SHA-1加密算法的IP核,内涵文档,仿真测试文件(SHA-1 encryption algorithm of the IP core, the connotation of documents, simulation test file)
    2008-10-15 09:05:58下载
    积分:1
  • 用VERILOG语言编写的电子琴程序.用GW48教学实验箱仿真的
    用VERILOG语言编写的电子琴程序.用GW48教学实验箱仿真的-Using Verilog language organ procedures. GW48 teaching experiment with simulation boxes
    2022-03-01 23:12:48下载
    积分:1
  • uart串行口,用Verilog编写的.供大家参考
    uart串行口,用Verilog编写的.供大家参考-uart serial port, using Verilog prepared. For your reference
    2022-07-17 22:14:09下载
    积分:1
  • verilog spi file with testbench
    verilog spi file with testbench
    2022-06-11 23:50:30下载
    积分:1
  • 用Verilog编写的USB下载线程序实现USB协议和JTAG…
    用verilog编写的USB下载线程序 实现USB协议和JTAG接口的数据转换实现状态机。-Verilog prepared using USB download cable program realize USB protocol and JTAG interface to achieve data conversion state machine.
    2022-01-22 17:32:28下载
    积分:1
  • clk
    sin波形发生图形,应用智能老师款到即发了快速打击 (sin waveform generation graphics application smart teacher paragraph to that made a rapid strike)
    2013-02-24 15:46:58下载
    积分:1
  • masera2017
    fpga hardware hevc implementation
    2018-08-06 01:26:57下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载