登录
首页 » VHDL » 基于CPLD的交通信号灯的实现

基于CPLD的交通信号灯的实现

于 2022-03-12 发布 文件大小:1.04 MB
0 178
下载积分: 2 下载次数: 1

代码说明:

基于CPLD的交通信号灯的实现,使用VHDL语言,使用不同颜色的二极管分别代表红黄绿三种信号灯。在数码管上可以分别显示倒计时。

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • time_frequency_analysis
    一种合并频率的方法对时频分析及其有用所以才上传(a fast combination)
    2013-12-04 10:13:24下载
    积分:1
  • prac2
    VHDL implementation using mouse and monitor
    2009-06-28 20:10:56下载
    积分:1
  • Distributed arithmetic
    DA 实现用于 FIR 实现筛选器假定系数固定的那冲激响应和这种行为使得它可能使用的基于 ROM 的下尿路症状
    2022-07-28 03:52:59下载
    积分:1
  • 这个程序可以帮助转换成BCD码excess3代码,完美…
    this the program which can help to convert bcd code to excess3 code,the perfect circuitary has been given in this document which will lead you to understand it more properly.Reference is taken from morris mano book of digital electronics.This program can work on quatrus without any trouble.this is also used to make a final year -this is the program which can help to convert bcd code to excess3 code,the perfect circuitary has been given in this document which will lead you to understand it more properly.Reference is taken from morris mano book of digital electronics.This program can work on quatrus without any trouble.this is also used to make a final year
    2022-03-16 21:25:25下载
    积分:1
  • CPU-Verilog
    说明:  简单流水线CPU,使用 verilog实现,实现一条指令的整个流程(Implementation of Simple Pipeline CPU Verilog)
    2020-06-23 19:40:01下载
    积分:1
  • FPGA
    fpga 设计全攻略,很好的fpga入门提高资料(the fpga design Raiders, good fpga the Getting Started improve data)
    2012-12-09 19:03:23下载
    积分:1
  • 四选一选择器,输入四个,输出1个.当NM=00时选A 当NM=01时选B 当NM=10时选C 当NM=11时选D...
    四选一选择器,输入四个,输出1个.当NM=00时选A 当NM=01时选B 当NM=10时选C 当NM=11时选D-four elected a selector, the importation of four, Output 1. When NM = 00 A at the election when NM = 01 am when the election NM B = C 10:00 when the election NM = 11:00 election D
    2023-04-13 16:10:03下载
    积分:1
  • led_test
    在Quartus II 上编程的基于FPGA的LED显示实验(Programming in the Quartus II LED display experiment based on FPGA )
    2013-08-13 08:55:45下载
    积分:1
  • vhdl
    vhdl code for internet interface
    2014-12-04 04:58:04下载
    积分:1
  • pll
    PLL 锁相环verilog程序 可以直接使用(The PLL can be used directly good use)
    2014-08-28 19:06:33下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载