登录
首页 » VHDL » 我用过的verilog hdl写的SDRAM core源程序,经过测试应用

我用过的verilog hdl写的SDRAM core源程序,经过测试应用

于 2022-01-23 发布 文件大小:27.76 kB
0 175
下载积分: 2 下载次数: 1

代码说明:

我用过的verilog hdl写的SDRAM core源程序,经过测试应用-I used to write Verilog HDL source of SDRAM core, the test application

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • Case-statement-described-4-1-Mux
    用case 语句描述的4 选1 Mux 源码程序,好用(-4 with a case statement described 1 Mux source program, easy to use)
    2012-10-21 09:47:32下载
    积分:1
  • bit7_Binary_to_BCD_LED
    二进制转十进制BCD码 Verilog语言 quartusII(Binary to decimal BCD code Verilog language quartusII)
    2013-09-14 16:49:39下载
    积分:1
  • fifo
    fifo的代码,经过测试可以使用,很有用处,可以放心使用(a fifo module,the code has been tested and it is usefull)
    2010-03-02 22:03:30下载
    积分:1
  • 32bit_add_exercise
    32位全加器,另有一个采用流水线的版本,是基于verilog语言的,很实用,希望对大家有所帮助(32-bit full adder, while a pipelined version,code is based on verilog language, it is practical, we hope to help)
    2016-07-19 14:31:17下载
    积分:1
  • Walsh
    沃尔什函数序列sequency的verilog编程实现,含有测试文件(the Walsh sequence in sequency order)
    2020-07-03 08:20:01下载
    积分:1
  • 6
    说明:  4位数码扫描显示电路,我们控制一个七段LED需要8个输出端口;如果要输出四位十进制数,就需要32的输出端口,这将占用大量的端口资源。采用串行扫描显示,我们只需要8+4共12个端口即可。其原理是:用一个四位的输出端控制,某一时刻只选中其中的一个LED(输出为‘1’表示选中),八位的输出端将该LED所需要显示的值输出;然后四位的输出端值改变,选中下一个LED。这样依次类推。如果选择的频率很快,达到50Hz以上,由于人眼的视觉暂留效应,看起来就像4个LED同时显示。 设计一个程序,输入四个一位十进制数,用4个LED显示出来。CLK采用频率可调信号发生器,逐渐改变频率,观察扫描频率的改变对输出效果的影响。 输入:连续脉冲,逻辑开关;输出:七段LED。 (4 digital scanning display circuit, we need to control a seven-segment LED output port 8 If you want to output four decimal numbers, you need the output port 32, which will take up a lot of ports. Serial scans showed, we need only 8 of 12 ports can be+4. The principle is: the output of four with a control, a time to select only one LED (output 1 is selected), 8 output of the LED by the need to show the value of the output then The output value of the four changes, select the next LED. This and so on. If you select the frequency rapidly, reaching more than 50Hz, as the human eye s persistence of vision effect, looks like a 4 LED display simultaneously. Design a program, enter a decimal number four, with four LED display. CLK signal generator with adjustable frequency, gradually changing the frequency of observed changes in scan frequency effect on the output. Input: Continuous pulse, logic switches output: seven-segment LED.)
    2010-06-21 22:07:59下载
    积分:1
  • 基于MAX2运用Quartus实现串口通信
    基于MAX2运用Quartus实现串口通信-MAX2-based use of Quartus Serial Communication
    2022-04-09 03:43:20下载
    积分:1
  • verilog
    一些简单的Verilog代码,小例程,比如求平均值、七段数码管等等(Some simple Verilog code, small routines, such as averaging, seven digital tubes and so on)
    2016-12-12 10:02:20下载
    积分:1
  • pylori
    A VANET research program
    2012-08-23 21:50:13下载
    积分:1
  • Input_filter
    Module for filtering input digital signal
    2015-03-05 16:53:07下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载