登录
首页 » VHDL » 用AHDL语言编写,MAXPULS开发.通信不受外部时钟速率和数据字节数目限制....

用AHDL语言编写,MAXPULS开发.通信不受外部时钟速率和数据字节数目限制....

于 2022-12-17 发布 文件大小:1.46 kB
0 214
下载积分: 2 下载次数: 1

代码说明:

用AHDL语言编写,MAXPULS开发.通信不受外部时钟速率和数据字节数目限制.-with AHDL prepared MAXPULS development. Communications from external clock rate and restriction on the number of data bytes.

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • uart_slip
    实现串口通讯以及SLIP协议传输数据,增加了特殊字符的转义(Realization of Serial Communication and SLIP Protocol)
    2021-01-19 18:58:41下载
    积分:1
  • 基于NIOS的CF卡应用(包括了软件和硬件),ALTERA的IP库中只提供了底层的硬件寄存器描述头文件.这是个基于IP核HAL的软件,以及相应的硬件设计示例....
    基于NIOS的CF卡应用(包括了软件和硬件),ALTERA的IP库中只提供了底层的硬件寄存器描述头文件.这是个基于IP核HAL的软件,以及相应的硬件设计示例.-NIOS based on the CF card applications (including the software and hardware), ALTERA the IP library provides only the bottom of the first document describes the hardware registers. This is a HAL-based IP core of the software, hardware design and the corresponding sample.
    2022-04-25 01:03:08下载
    积分:1
  • 本设计是针对LEON3 Altera Nios II startix2
    This leon3 design is tailored to the Altera NiosII Startix2 Development board, with 16-bit DDR SDRAM and 2 Mbyte of SSRAM. As of this time, the DDR interface only works up to 120 MHz. At 130, DDR data can be read but not written. NOTE: the test bench cannot be simulated with DDR enabled because the Altera pads do not have the correct delay models. * How to program the flash prom with a FPGA programming file 1. Create a hex file of the programming file with Quartus. 2. Convert it to srecord and adjust the load address: objcopy --adjust-vma=0x800000 output_file.hexout -O srec fpga.srec 3. Program the flash memory using grmon: flash erase 0x800000 0xb00000 flash load fpga.srec-This leon3 design is tailored to the Altera NiosII Startix2 Development board, with 16-bit DDR SDRAM and 2 Mbyte of SSRAM. As of this time, the DDR interface only works up to 120 MHz. At 130, DDR data can be read but not written. NOTE: the
    2022-05-18 19:00:04下载
    积分:1
  • ISCAS-85
    包括很多格式的85基准电路,不需手动转换,可以供学者自行选用。(This resource including many formats 85 banchmack circuit, without manual conversion, you can choose for the scholar.)
    2021-03-10 20:09:26下载
    积分:1
  • 四位静态数码管控制器,含详细的中文注释,VERILOT源码....
    四位静态数码管控制器,含详细的中文注释,VERILOT源码.-4 static digital tube controller, with detailed notes in Chinese, VERILOT source.
    2022-03-29 22:12:43下载
    积分:1
  • 18_vga_test
    基于Xilinx Spartan6系列的fpga的VGA实现(Based on Xilinx Spartan6 series fpga VGA implementation)
    2019-04-01 13:47:46下载
    积分:1
  • 频率计实验程序代码
    说明:  XC7A35TCSG324-1的Verilog频率计程序,支持十分频,支持切换内外信号输入(Verilog frequency meter program of xc7a35tcsg324-1 supports decadal frequency division and switching internal and external signal input)
    2019-12-24 13:40:45下载
    积分:1
  • Booth Algorithm Based Squarer Design
    设计一个8位有符号数字平方器。平方器将接收操作数B,一个8位有符号数。新兴市场;
    2022-04-06 14:59:44下载
    积分:1
  • svpwm3
    说明:  基於空間向量調變的開關法,在於載波做比較切出方波再送至開關讓馬達啟動(Based on the switching method of space vector modulation, the square wave is cut out for carrier comparison and sent to the switch to start the moto)
    2019-01-04 16:07:37下载
    积分:1
  • 3he11
    产生SH,SP,RS,SP,φ1,φ2驱动脉冲,用于驱动TCD1501的的源代码(To generate SH, SP, RS, SP, φ1, φ2 drive pulse for driving TCD1501 source code)
    2013-05-15 20:50:30下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载