登录
首页 » VHDL » 这是一个FPGA sparttan 3E基础工程,

这是一个FPGA sparttan 3E基础工程,

于 2022-11-15 发布 文件大小:1.63 kB
0 173
下载积分: 2 下载次数: 2

代码说明:

this a fpga sparttan 3e based project in which i have made a game based on vga interface . this file is the supporting file for keyboard interface and it also included a intro.vhdl file required for the startup animation file.-this is a fpga sparttan 3e based project in which i have made a game based on vga interface . this file is the supporting file for keyboard interface and it also included a intro.vhdl file required for the startup animation file.

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • 用VHDL实现一个四位十进制计数器来进行计数,并且仿真通过
    用VHDL实现一个四位十进制计数器来进行计数,并且仿真通过-To use VHDL to achieve a 4 decimal counter to count, and the simulation through the
    2022-06-18 07:56:39下载
    积分:1
  • nseval
    nseval - Object evaluation, includes control method execution.
    2014-10-15 14:18:05下载
    积分:1
  • 不错的介绍verilog的电子文档,对于入门级的新手有不错的参考价值...
    不错的介绍verilog的电子文档,对于入门级的新手有不错的参考价值-A good introduction to verilog electronic documents, for the novice there is a good entry-level reference value
    2023-03-11 23:45:04下载
    积分:1
  • VHDL
    EDA技术以EDA软件工具为开发环境,以可编程逻辑器件为实验载体,实现源代码编程和仿真功能。VHDL作为一种标准化的硬件描述语言用于描述数字系统的结构、行为、功能和接口。本设计提出了一种基于VHDL语言的编码器和译码器的实现方法。编码器与译码器是计算机电路中基本的器件,本课程设计采用EDA技术设计编码和译码器。编码器由8线-3线优先编码器作为实例代表,译码器则包含3线-8线译码器和2线-4线译码器两个实例模块组成。课程设计采用硬件描述语言VHDL把电路按模块化方式进行设计,然后进行编程、时序仿真和分析等。课程设计结构简单,使用方便,具有一定的应用价值。 (EDA technology take the EDA software as tools for the development of the environment,programmable logic devices in experimental carrier,the realiztion of the source code programming and simulation. The VHDL as a standardized hardware description language used to describe the struction of digital systems,behavior,function and interface. The paper proposes a method for encoder and decoder based on the VHDL language.Encoder and decoder is a basic computer circuit devices.This Curriculum design by EDA design encoder and decoder.Encoders from 8- 3 priority encoder for example,and decoder includes 3- 8 decoder and the 2- 4 examples of the two decoder modules.And then to program, the timing simulation and analysis.Curriculum design, simple structure, easy to use and has a value.)
    2011-06-22 21:23:30下载
    积分:1
  • 小波变换去噪vhdl
    基于小波变换去噪,采用了vhdl编写,已经在和matlab上对比过,结果准确,而且大量的节约了时间,欢迎下载,可以在quartusii中查看RTL电路,可以在modesim中仿真出结果
    2022-02-20 11:22:37下载
    积分:1
  • SystemC-UART
    基于SystemC的Uart模型-----文档(SystemC the Uart model of----- document)
    2013-01-24 16:41:35下载
    积分:1
  • ofdm_baseband_design_basedon_fpga
    基于Xilinx FPGA的OFDM通信系统基带设计一书的源代码 (this is source code from a book)
    2013-06-13 22:13:52下载
    积分:1
  • ADS7870 Serial ADC Interface Using a CPLD
    ADS7870 Serial ADC Interface Using a CPLD, The system includes an XPLA3 CoolRunner CPLD, a Texas Instruments ADS7870 ADC, and a Toshiba SRAM, All related VHDL source code is provided
    2022-04-01 16:06:07下载
    积分:1
  • 数字相位
    PLL是数字锁相环设计源程序, 其中, Fi是输入频率(接收数据), Fo(Q5)是本地输出频率. 目的是从输入数据中提取时钟信号(Q5), 其频率与数据速率一致, 时钟上升沿锁定在数据的上升和下降沿上;顶层文件是PLL.GDF-digital phase-locked loop PLL design source, in which Fi is the input frequency (receive data), Fo (Q5) is the local output frequency. Objective is to extract data input clock signal (Q5), its frequency and data rate line, the clock rising edge of the lock data the rising and falling edge; top-level document is PLL.GDF
    2023-05-28 08:00:03下载
    积分:1
  • 利用VHDL语言编写的一个crc功能模块,可下载到FPGA实现功能
    利用VHDL语言编写的一个crc功能模块,可下载到FPGA实现功能-use VHDL to prepare a crc function of the module, which can be downloaded to the FPGA functions
    2022-11-05 00:45:02下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载