登录
首页 » VHDL » 这是一个FPGA sparttan 3E基础工程,

这是一个FPGA sparttan 3E基础工程,

于 2022-11-15 发布 文件大小:1.63 kB
0 172
下载积分: 2 下载次数: 2

代码说明:

this a fpga sparttan 3e based project in which i have made a game based on vga interface . this file is the supporting file for keyboard interface and it also included a intro.vhdl file required for the startup animation file.-this is a fpga sparttan 3e based project in which i have made a game based on vga interface . this file is the supporting file for keyboard interface and it also included a intro.vhdl file required for the startup animation file.

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • DE2_70_LTM_CCD
    A design on a DE270 FPGA with the use of CCD: a camera DC2 and a TRDB LTM after reading from the SRAM.
    2009-10-04 23:27:04下载
    积分:1
  • 乘法器的vhdl语言描述.本人调试已经通过
    乘法器的vhdl语言描述.本人调试已经通过-Multiplier described in VHDL language. I have been through the debugging
    2022-03-03 17:59:17下载
    积分:1
  • 这是一个很好的USB程序。
    这是一个很好的USB程序。-This is a very good USB procedures.
    2022-01-26 00:08:09下载
    积分:1
  • raised-cosine-filter
    代码实现了一个根升余弦成型滤波器,2PAM信号通过此成型滤波器,并且匹配接收,画出了发送和接收波形,验证了代码的正确性。(The code designs a root raised cosine filter,2PAM signal transmitted through the filter and matched using the same filter, I plot the transmitted signal and received signal to verify the correctness of the code.)
    2012-11-09 21:59:53下载
    积分:1
  • Xilinx vivado authoritative course
    Xilinx vivado 权威教程,清华大学出版社出版,何宾编著。(Xilinx vivado authoritative course, published by Tsinghua University Press, edited by He Bin.)
    2019-02-19 20:37:09下载
    积分:1
  • ping
    乒乓球游戏,用led灯控制水上乒乓球,选择了控制键进行操作。详细信息请参见自述
    2023-02-19 03:35:03下载
    积分:1
  • LS165
    LS165移位寄存器的verilog语言编写(The writing of the Verilog language of LS165 shift register)
    2020-11-22 22:59:34下载
    积分:1
  • yibuqingling
    含异步清零和同步清零的计数器的设计,内容是源代码,以及相关文件,打开即可(Clear cleared asynchronous and synchronous with the counter design, content source code and related documents, can be opened)
    2011-08-24 10:44:33下载
    积分:1
  • Verilog HDL 频率可调的任意波形发生器
    Verilog HDL数字系统设计项目,频率可调的任意波形发生器,可以输出正弦波、方波、三角波和反三角四种波形(Verilog HDL digital system design projects, adjustable frequency arbitrary waveform generator can output sine wave, square wave, triangle wave and the anti-triangular four waveform)
    2011-05-08 03:21:34下载
    积分:1
  • DE2_115_pin_assignments
    de2-115引脚的配置,quartusII的设置(de2-115 configuration pins, quartusII settings)
    2020-07-01 13:40:02下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载