登录
首页 » VHDL » 小波变换去噪vhdl

小波变换去噪vhdl

于 2022-02-20 发布 文件大小:17.56 kB
0 351
下载积分: 2 下载次数: 1

代码说明:

基于小波变换去噪,采用了vhdl编写,已经在和matlab上对比过,结果准确,而且大量的节约了时间,欢迎下载,可以在quartusii中查看RTL电路,可以在modesim中仿真出结果

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • danjibeipin
    有单极倍频功能的matlab spwm逆变器(Unipolar multiplication function the the matlab spwm of inverter)
    2012-11-04 21:07:49下载
    积分:1
  • This is what I did do a UART transmitter when the source and hope for all of us.
    这是我做UART时候做的一个发送器的源码,希望对大家有用。-This is what I did do a UART transmitter when the source and hope for all of us.
    2022-03-25 00:51:09下载
    积分:1
  • vhdl code for decoder and detemines the basic mechanism of gates of decoder
    vhdl code for decoder and detemines the basic mechanism of gates of decoder
    2022-01-25 15:11:52下载
    积分:1
  • ch3ex
    部分组合逻辑数字电路的VHDL代码,包含必要的功能描述(Some combinational logic digital circuits VHDL code, containing the necessary functional description)
    2009-01-31 21:26:34下载
    积分:1
  • fwPVerlilog
    68013与FPGA的通信,包含了固件程序与verilog程序(68013 and FPGA communication, including firmware and verilog program)
    2013-06-19 16:04:40下载
    积分:1
  • SDR
    直接序列扩频通信的Verilog仿真代码,在Quartus II中实现。(Direct sequence spread spectrum communication Verilog simulation code, implemented in Quartus II.)
    2011-01-16 12:18:18下载
    积分:1
  • I2C_code
    与IP核配套的I2C-Master Core,包含了目前主流FPGA芯片的I2C实现,代码包括Altera/Xilinx/OpenCore等公司的VHDL/Verilog/C等。(I2C-Master Core)
    2010-05-22 22:12:26下载
    积分:1
  • SPI的verilog代码的可编程时钟
    SPI Verilog code with programmable clock
    2022-10-30 18:55:03下载
    积分:1
  • 阶梯波程序
    LIBRARY IEEE; USE IEEE.STD_LOGIC_1164.ALL; USE IEEE.STD_LOGIC_UNSIGNED.ALL; ENTITY ladder IS PORT(clk,reset:IN STD_LOGIC;
    2023-07-31 13:05:03下载
    积分:1
  • JOP kernel, which is the core of the core, the Chinese can not find basic inform...
    JOP的内核文件,这是核心的核心,中文资料基本找不到-JOP kernel, which is the core of the core, the Chinese can not find basic information
    2022-07-20 02:09:37下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载