登录
首页 » VHDL » Serial to parallel conversion code

Serial to parallel conversion code

于 2022-08-08 发布 文件大小:1.58 kB
0 179
下载积分: 2 下载次数: 1

代码说明:

用于串行到并行数据转换器的VHDL代码;当输入数据是串行的时,该代码是用于许多应用程序的位到字节转换的VHDL代码形成代码使用基于FPGA的LUT和D-RAM来存储数据,然后用时钟推送字节对齐的数据。

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • Altra Inc. bought a Max II EPM1270T144 circuit board, one written in Verilog HDL...
    买的Altra公司的一款Max II EPM1270T144的电路板,其中的一个用Verilog HDL 编写的驱动数码管的程序,完全可用。-Altra Inc. bought a Max II EPM1270T144 circuit board, one written in Verilog HDL using the digital controls process-driven, fully available.
    2022-02-16 01:33:54下载
    积分:1
  • VHDL参考程序,他们的初学者参考使用
    vhdl参考程序,供初学者参考使用-VHDL reference procedures, their use and reference for beginners
    2022-04-19 08:23:59下载
    积分:1
  • MultHalfBand
    基于Matlab的FPGA数字半带滤波器设计(Matlab-based FPGA digital half-band filter design)
    2013-01-30 16:08:00下载
    积分:1
  • cpldfpga
    《CPLDFPGA嵌入式应用开发技术白金手册》源代码,涉及FPGA/CPLD的各个方面,键盘扫描,LED扫描等简单程序及滤波器等的设计(" CPLDFPGA platinum embedded application development technology handbook" source code, related to FPGA/CPLD all aspects of the keyboard scanning, LED scanning filters, such as simple procedures and design)
    2009-04-20 20:59:16下载
    积分:1
  • synthesis-bandstop-filters
    本例介绍直接合成带阻滤波器的方法,n阶滤波器能实现n个传输零点(A direct synthesis technique of a new class of bandstop coupled resonator elliptic filters is presented. Two different coupling schemes, which both include source–load coupling are used. The first coupling and routing scheme is the standard folded structure used in implementing bandpass elliptic filters with transmission zeros using resonators.)
    2013-03-12 18:19:01下载
    积分:1
  • RecentProjectCleaner
    vs自定义插件开发,带卸载功能,经测试完全可用,分享给大家,可以学习!(vs custom plug-in development, with the uninstall feature, has been tested and is fully available for everyone to share, you can learn!)
    2014-12-24 11:35:54下载
    积分:1
  • fft
    FPGA实现FFT算法的源代码及工程文件,此工程为ISE工程项目。有详细的说明,可以运行。(FPGA Implementation of FFT algorithm source code and project files, this works for the ISE project. There are detailed instructions, you can run.)
    2013-10-12 17:21:32下载
    积分:1
  • DTMB
    能够完美产生数字地面电视(DTMB)的信源的程序。帧头模式为模式一。信道可选择,信号加入频偏,延时,后经滤波器后输出。(Able to produce perfect digital terrestrial television (DTMB) of the source program. Mode is the mode a header. Channels to choose from, the signal adding offset, delay, after the filter output.)
    2013-07-25 11:22:28下载
    积分:1
  • mac
    基于网口的收发数据及解析数据内容的verilog代码实现(Based on the Internet port to send and receive data and parse the contents of the data verilog code)
    2017-04-24 10:13:55下载
    积分:1
  • 4x4Key_daisy090708
    使用Altera公司的FPGA进行VHDL开发。使用quartus2 9.0软件在EP1C3T144C8开发板上实现对4x4键盘的输入控制,并显示在一个8段式数码管上。(The use of Altera' s FPGA-VHDL development. Use quartus2 9.0 software EP1C3T144C8 the development board to realize 4x4 keyboard input control, and displayed in an eight-stage digital pipe.)
    2009-09-25 06:24:34下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载