登录
首页 » VHDL » 在SOPC Builder的UART IP核接口

在SOPC Builder的UART IP核接口

于 2022-03-04 发布 文件大小:109.01 kB
0 212
下载积分: 2 下载次数: 1

代码说明:

UART RS232 IPCORE for sopc builder -RS232 UART IPCORE for sopc builder

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • bp
    说明:  基于BP算法的LDPC译码程序,采用vhdl语言,bp算法(BP algorithm based on LDPC decoding program using vhdl language, bp algorithm)
    2016-04-12 16:59:55下载
    积分:1
  • ymq.ppt.tar
    掌握二-十进制(BCD码)异步计数器的工作原理和设计方法; 掌握中规模集成二-五-十进制异步计数器74LS90的功能及其应用;(Master II- Decimal (BCD code) the principle and an asynchronous counter design grasp the scale of integration in two- five- Decimal asynchronous counter 74LS90 features and applications )
    2011-04-26 21:53:37下载
    积分:1
  • algorithm_design_and_logic_implemention
    本书作者为夏宇文,详细讲解了从算法设计与验证到硬件逻辑实现的过程,要求读者有一定的verilog基础(This book author XIA Yu-Wen gave a detailed account from algorithms to hardware logic design and verification of implementation process, requiring readers to have some basis for verilog)
    2009-11-11 21:19:03下载
    积分:1
  • OFDM-Verilog
    基于FPGA的OFDM的实现,Verilog语言。(OFDM based on FPGA,by Verilog)
    2021-02-03 20:59:58下载
    积分:1
  • hanming
    用Verilog语言实现汉明编码,很粗燥,是大三的时候做的(With the Verilog language Hamming code, it is rough dry, a junior at the time to do)
    2010-10-01 13:08:16下载
    积分:1
  • fpga
    简易数字存储示波器verilog源代码 经过EP2C8Q208C8验证(Simple digital storage oscilloscope verilog source code has been verified EP2C8Q208C8)
    2013-07-16 13:04:03下载
    积分:1
  • adconfig
    AD9268的配置Verilog实现,程序用于实现4通道的AD9268的配置(The 4 channel AD9268 configuration)
    2021-04-15 16:58:54下载
    积分:1
  • SinglePeriodCPU
    说明:  verilog语言书写,单周期CPU源码(single period CPU)
    2020-11-25 11:59:32下载
    积分:1
  • A " percentage of seconds, seconds, minutes," digital stopwatch timer c...
    一个具有“百分秒,秒,分”计时功能的数字跑表,可以实现一个小时以内的精确至百分之一秒的计时。 数字跑表的显示读者可以通过编写数码管显示程序来实现,本训练只给出数字跑表的实现过程。 读者还可以通过增加小时的计时功能,实现完整的跑表功能。-A " percentage of seconds, seconds, minutes," digital stopwatch timer can be achieved within an hour of precision to the hundredth of a second time. Digital stopwatch readers can display the digital display through the preparation of procedures to achieve, given the training is only the realization of the process of digital stopwatch. Readers can also function to increase hours of time to achieve full stopwatch function.
    2022-05-05 18:35:57下载
    积分:1
  • KEY SCAN VHDL
    自己写的键盘的扫描4乘4的键盘VHDL 很好用的-KEY SCAN VHDL
    2022-07-16 19:10:38下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载