登录
首页 » VHDL » 在SOPC Builder的UART IP核接口

在SOPC Builder的UART IP核接口

于 2022-03-04 发布 文件大小:109.01 kB
0 182
下载积分: 2 下载次数: 1

代码说明:

UART RS232 IPCORE for sopc builder -RS232 UART IPCORE for sopc builder

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • SDC_RDC
    基于FPGA的双通道旋转变压器测角系统硬件设计,分析的比较清楚。(FPGA based dual channel rotary transformer angle measurement system hardware design, analysis of the relatively clear.)
    2011-08-07 20:23:10下载
    积分:1
  • Camera-Interface-Overview
    主要讲述了数码相机MIPI接口协议说明,工作模式及信号传输原理等(Camera Interface Overview)
    2014-01-20 22:19:32下载
    积分:1
  • This is a verilog file which is used as a decoder
    This a verilog file which is used as a decoder-This is a verilog file which is used as a decoder
    2023-02-17 15:15:04下载
    积分:1
  • a vhdl_program used for flat detect
    平坦度检测中的高度检测算法,使用ISE开发环境,语言为VHDL,平台是XC3S4-a vhdl_program used for flat detect
    2022-01-27 09:06:50下载
    积分:1
  • VGA_test
    说明:  基于FPGA设计的一段测试VGA接口的VHDL小程序\功能为在显示器上间隔显示横条、竖条以及棋盘格等彩条信号,希望对初学FPGA驱动VGA接口的电子爱好者有用(FPGA-based design of a VGA interface VHDL test applet \ functions for the intervals shown in the display bar, vertical bars and checkerboard patterns and other signals of color, hope for beginners FPGA VGA interface driver useful for electronic enthusiasts)
    2010-04-06 11:26:58下载
    积分:1
  • verilog digital stopwatch to achieve accurate to 10ms
    verilog实现的数字跑表 精确到10ms-verilog digital stopwatch to achieve accurate to 10ms
    2022-04-18 11:51:54下载
    积分:1
  • Verilog HDL
    基于Verilog HDL的数字电压表的程序-Verilog HDL-based procedures for the digital voltmeter
    2023-07-27 02:05:03下载
    积分:1
  • 基于fpga和xinlinx ise的小游戏的vhdl程序,希望对你有所帮助!
    基于fpga和xinlinx ise的小游戏的vhdl程序,希望对你有所帮助!-xinlinx and they simply based on the small game and ideally the VHDL process, and I hope to help you!
    2022-03-13 03:44:13下载
    积分:1
  • GCD
    Verilog 最大公约数设计RTL级代码和芯片设计图(Verilog GCD Design and synthesis layout )
    2021-04-26 15:48:45下载
    积分:1
  • 以前学习VHDL语言时做的一个电子闹钟程序,可以实现时,分,秒的计时以及定时,校时,闹钟,整点报时的功能。...
    以前学习VHDL语言时做的一个电子闹钟程序,可以实现时,分,秒的计时以及定时,校时,闹钟,整点报时的功能。-VHDL language before learning to do procedures in an electronic alarm clock, you can realize hours, minutes and seconds of time and from time to time, school time, alarm clock, the whole point timekeeping function.
    2022-05-06 21:47:35下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载