-
using VHDL keyboard scanning procedure can be slightly modified to use
使用VHDL键盘扫描程序,可以稍微修改一下使用
- 2022-03-05 17:56:26下载
- 积分:1
-
DDS-Waveform-generator
采用FPGA实现的DDS波形发生器源码,可以实现频率幅值变换、正弦波、方波、三角波输出,输出频率可达1MHz(FPGA implementation of the DDS waveform generator source frequency amplitude transform, sine wave, square wave, triangle wave output, the output frequency up to 1MHz)
- 2012-06-29 23:20:58下载
- 积分:1
-
CNT60
六十进制计数器,显示0到60.可以用数码管显示。(Six decimal counter 0-60 can use the digital display.)
- 2012-10-17 19:32:56下载
- 积分:1
-
waveform_-generator
简易信号波形发生器,可以产生四种波形,频率1k-20K步进可调。学习Verilog HDL的好例子。(imple signal waveform generator, can produce four waveform, frequency 1 k-20 k step can be adjusted. Learning Verilog good example of HDL.
)
- 2011-06-12 21:13:27下载
- 积分:1
-
100_Power_Tips_for_FPGA_Designersi
fpga高手设计实战真经100则,最新的FPGA英文书籍,值得参考学习(100 Power Tips for FPGA Designers,The new FPGA English books, worth learning)
- 2013-12-06 19:40:43下载
- 积分:1
-
fpgaConfig_V1_2_SFLASH_20090507a
自己写的一个使用单片机配置FPGA的下位机C代码,使用一个C8051F330,外置SPI FLASH,通过串口可将程序写入FLASH,上电时自动加载到FPGA完成配置。(Wrote it myself, using a microcontroller to configure FPGA code for the next bit plane C, using a C8051F330, external SPI FLASH, the program is written through the serial port can be FLASH, power-on automatically loaded into the FPGA to complete the configuration.)
- 2021-02-16 07:29:47下载
- 积分:1
-
verilog编写的alu模块
verilog编写的alu模块-Verilog modules prepared by the ALU
- 2022-11-20 13:50:03下载
- 积分:1
-
rfid new code
In the data management system a significant role of the Data link layer is to convert the unreliable physical link between reader and tag into a reliable link. Therefore, the RFID system employs the Cyclic Redundancy Check (CRC) as an error detection scheme. In addition for reader to communicate with the multiple tags, an anti-collision technique is required. The technique is to coordinate the communication between the reader and the tags. The common deterministic anti-collision techniques are based on the Tree algorithm such as the Binary Tree and the Query Tree algorithms.
- 2019-04-30 16:54:27下载
- 积分:1
-
CProgrammingforabsolutebeginners_WeLearnFree
ebook verilog HDL programming book
- 2015-12-04 14:39:40下载
- 积分:1
-
CGRA加密算法可重构
工作机制如下:
1、 系统上电,配置信息由片外加载到片上配置存储器中;
2、 执行某算法前,将此算法所有的配置包写入到配置包存储器中(配置包存储器包含在配置解析单元中);
3、 配置解析单元解析配置索引,从配置存储器中选择相应的配置对可重构阵列及功能模块进行配置;
4、 阵列从外部中读取数据进行计算,计算结果写出到密文寄存器中;
5、 可重构阵列与功能模块计算的中间结果数据只与通用寄存器堆进行交互;
6、 阵列计算的中间结果通过通用寄存器堆缓存;
- 2023-05-25 10:10:04下载
- 积分:1