登录
首页 » VHDL » CODE_VHDL_AUTO COUNTING 0 TO 9(Đếm từ 0 đến 9 hiển thị 1 led 7 đoạn)

CODE_VHDL_AUTO COUNTING 0 TO 9(Đếm từ 0 đến 9 hiển thị 1 led 7 đoạn)

于 2022-07-22 发布 文件大小:122.93 kB
0 164
下载积分: 2 下载次数: 1

代码说明:

CODE_VHDL_AUTO COUNTING 0 TO 9(Đếm từ 0 đến 9 hiển thị 1 led 7 đoạn)

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • 基于BASYS开发板的波形发生器和示波器设计
    基于BASYS开发板的波形发生器和示波器设计,可以在显示器上显示波形,共有三角波方波锯齿波正弦波四种
    2022-08-22 23:42:24下载
    积分:1
  • 61EDA_D888
    基于Verilog HDL出租车计费系统的研制(Based on Verilog HDL Taxi Accounting System)
    2010-01-07 18:30:10下载
    积分:1
  • saa7113_vhdl-config
    saa7113_配置.SAA7113视频解码系列芯片的一种,8位彩色配置(saa7113_ configuration. SAA7113 video decoder chips in an 8-bit color configuration)
    2013-11-26 08:57:58下载
    积分:1
  • CORDIC算法的硬件实现 用的verilog语言
    CORDIC算法的硬件实现 用的verilog语言-CORDIC algorithm Hardware Implementation of the Verilog language
    2022-02-01 05:03:35下载
    积分:1
  • 4x4键盘模块。这个文件包括普通的键盘设计方案说明和相关的原程序。...
    4x4键盘模块。这个文件包括普通的键盘设计方案说明和相关的原程序。-4x4 keyboard module. The documents include ordinary keyboard design program descriptions and procedures related to the original.
    2022-01-26 02:27:17下载
    积分:1
  • 具有桥式结构的传感器很多,如利用应变原理、磁电阻原理和其他变电阻原理的传感器,可以实现对压力、位移、加速度、磁场等物理量的测试。这种结构的差分输出可以增加灵敏度...
    具有桥式结构的传感器很多,如利用应变原理、磁电阻原理和其他变电阻原理的传感器,可以实现对压力、位移、加速度、磁场等物理量的测试。这种结构的差分输出可以增加灵敏度,也有一定抵消外加干扰的能力。而且有的虽不是差分输出,比如电阻分压式的输出,可以认为是“半桥”,我们还可以人为的加上另一半,即加上一对精密电阻和一个电位器组成另一个分压电路,形成差分输出。每次调节电位器使差分输出为0,抵消零磁电压。-Bridge structure with many sensors, such as the use of contingency theory, the principle of magneto-resistance and other variable resistance sensor principle can be achieved on the pressure, displacement, acceleration, magnetic field, such as physical tests. The structure of the differential output can increase sensitivity, but also have some ability to offset the additional interference. And some is not a differential output, such as pressure resistance of the output type, you can think is
    2023-08-23 20:55:03下载
    积分:1
  • 29_ad9226_test
    说明:  用Verilog编写ad_9866的相应程序,在FPGA上实现相应功能(The corresponding program of ad_9866 is written with Verilog, and the corresponding functions are realized on the FPGA.)
    2019-06-24 16:43:27下载
    积分:1
  • PC
    说明:  Verilog HDL语言编写的32位程序计数器(PC)完整工程及相应仿真,QuartusII7.2下编译通过可正常使用。(Complete engineering and simulation of Verilog HDL language of the 32-bit program counter (PC), QuartusII7.2 compiled through normal use.)
    2012-09-06 09:07:47下载
    积分:1
  • regress-900055
    The Date prototype object is itself a Date object (its [[Class]] is "Date") whose value is NaN.
    2013-12-27 00:29:58下载
    积分:1
  • 对于Spartan 3E VGA控制器
    资源描述VGA视频图形阵列(VGA)接口是一三排15针de-15连接器。15针VGA接口是许多视频卡,发现电脑显示器,以及一些高清晰度电视机。在笔记本电脑或其他小型设备,迷你VGA端口有时用于全尺寸的VGA接口的地方。
    2023-02-07 09:40:03下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载