登录
首页 » VHDL » rc6 加密

rc6 加密

于 2023-04-17 发布 文件大小:246.02 kB
0 189
下载积分: 2 下载次数: 1

代码说明:

此代码是加密实现在 vhdl。在加密、 RC6 (Rivest Cipher 6) 是一种对称密钥 块密码从RC5派生。它是由Ron Rivest、马特 Robshaw、 雷西德尼和益群丽莎贤以满足高级加密标准(AES)竞争的要求设计的。该算法是一个五个入围者,和也提交给湖怪兽和CRYPTREC项目。它是一种专有

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • based on VHDL development of the I486 bus interface procedures. Implementation o...
    基于VHDL语言开发的I486总线接口程序。实现了一个三态的总线,可保证数据的正常传输。-based on VHDL development of the I486 bus interface procedures. Implementation of a three-state bus can ensure that the normal data transmission.
    2023-05-12 23:40:03下载
    积分:1
  • altera公司cpld的原理图库(protel格式)
    altera公司cpld的原理图库(protel格式)-sch.lib about altera s cpld.
    2022-03-18 02:53:20下载
    积分:1
  • SV-Combinational-Logic
    system Verilog combinational logic
    2017-01-24 18:50:29下载
    积分:1
  • ISARCSSim_dr
    基于CS的一维距离像(HRRP)及FFT成像对比(CS-based HRRP and FFT HRRP)
    2021-01-13 19:58:49下载
    积分:1
  • DC-DC
    /功 能:1.实现与CPLD的通信,从而控制PWM的占空比. 2.实现LCD显示相关信息. // 3.实现对键盘按键的判断和确定相应的操作. 4.实现对电压电流的检测. // 5.实现过载保护功能,电流过大时,切断PWM输出,当排除过流故障后,自动恢复供电 // 6.实现用PID算法跟踪电压,实现稳压输出(/ Function: 1. Achieve communication with the CPLD to control the PWM duty cycle. 2 LCD Display relevant information.// 3. Realize the keyboard keys judgment and determine the appropriate action. 4. Achieve the voltage and current Detection// 5. achieve overload protection, current is too large, cut off the PWM output, when excluding overcurrent fault, automatically restore power// 6. achieve tracking voltage with PID algorithm to achieve the regulated output)
    2013-05-23 16:28:30下载
    积分:1
  • exercise3
    用verilog实现dsp与Fpga接口的同步设计,其功能包括读写操作及四个功能模块,采用两个fifo实现不同时钟域的地址与数据的转换,在quartus ii11.0环境下运行,运行此程序之前需运行将调用fifo。(Dsp using verilog achieve synchronization with Fpga interface design, its features include read and write operations and four functional modules, using two different clock domains to achieve fifo address and data conversion in quartus ii11.0 environment to run, run this program required before running calls fifo.)
    2013-08-30 11:12:09下载
    积分:1
  • can YCrCb2RGB integrated module (Verilog) _ used three lines, they simply do wit...
    可YCrCb2RGB集成模块(Verilog)采用三行,它们简单的做分数运算,有流水线技术
    2022-07-15 16:05:34下载
    积分:1
  • CPU-
    五级流水线CPU实现(带Hazard),还没来得及实现Cache求高人指教(pipeline CPU with Hazard)
    2020-12-03 12:59:24下载
    积分:1
  • IEEE 802.3 Cyclic Redundancy Check参考设计,xilinx提供
    IEEE 802.3 Cyclic Redundancy Check参考设计,xilinx提供-IEEE 802.3 Cyclic Redundancy Check reference design for Xilinx
    2023-02-15 07:55:03下载
    积分:1
  • rtl_DRAM
    本程式為使用Verilog語言寫控制DRAM的控制模塊, 可以簡易的控制DRAM IC, 本程式已經過系統驗證.(program for the use of the Verilog language to write the control of DRAM control module, be easy to control DRAM IC, the program has been systematically verified.)
    2006-12-05 11:31:42下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载