登录
首页 » VHDL » 等精度频率计的verilogHDL的实现,我花了好长时间才写的哦

等精度频率计的verilogHDL的实现,我花了好长时间才写的哦

于 2022-06-28 发布 文件大小:220.49 kB
0 156
下载积分: 2 下载次数: 1

代码说明:

等精度频率计的verilogHDL的实现,我花了好长时间才写的哦

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • wdt
    Watch Dog Counter reset the output when the given timing meets.
    2009-08-13 19:05:09下载
    积分:1
  • FFT_64points
    64点的 FFT verilog,它是串行计算的,工作频率不到100M,计算速率很高,里面的层次很清晰。(64-point FFT verilog serial computing, the operating frequency of less than 100M, the calculated rate is high, the level inside is very clear.)
    2021-04-03 11:29:07下载
    积分:1
  • SD_verilog
    说明:  该代码,只用了硬件描述语言Verilog在完成对SD卡控制器的编写,经济实用(The code, only the hardware description language Verilog in the completion of the SD card controller to prepare, economical and practical)
    2020-12-27 22:19:02下载
    积分:1
  • 给予MSP430F147的串口通讯程序,能帮助你了解MSP430系列单片机和串口通讯的基本方法...
    给予MSP430F147的串口通讯程序,能帮助你了解MSP430系列单片机和串口通讯的基本方法-give MSP430F147 Serial communication process can help you understand the MSP430 MCU serial communications and the basic methods
    2022-03-30 13:28:48下载
    积分:1
  • ioRWTest
    C6000系列之6701开发板相关文件及说明(C6000 Series of 6701 development board-related documents and notes)
    2008-04-17 17:08:58下载
    积分:1
  • UART_RX_
    说明:  fpga串口的发送程序基于verilog语言拿走不用谢。(The sending program of FPGA serial port is based on Verilog language.)
    2020-06-18 04:00:01下载
    积分:1
  • gtwizard_254_127_ex_1113_3
    说明:  配置GTH ip的例子工程,选用7 series 芯片的GTH 113quad的四个通道,在程序中每个链路利用自己的恢复时钟进行数据解码,所以四个通道可以各自独立运行;成功工作在2.54Gb/s的链路状态,长时间(>24小时)的测试,误码率一直为0.(The GTH ip example project is configured with four channels of the GTH 113quad of the 7 series chip. Each link in the program uses its own recovery clock for data decoding, so the four channels can operate independently; the successful operation is at 2.54Gb/ The link state of s, long time (>24 hours) test, the bit error rate has been 0.)
    2019-06-17 21:33:56下载
    积分:1
  • lcd1602_drive
    用Verilog实现1602的配置及功能。正确编译与实现(Realized by Verilog 1602 configurations and functions. Compilation and implementation of the right)
    2011-01-21 16:47:27下载
    积分:1
  • ORIGINAL_DOWNLOAD
    说明:  risc 8 by coonan compatible with PIC16C57
    2019-12-05 20:32:55下载
    积分:1
  • stopwatch
    数字秒表的VHDL代码。当设计文件加载到目标器件后,设计的数字秒表从00-00-00开始计秒。,直到按下停止按键(按键开关S2)。数码管停止计秒。按下开始按键(按键开关S1),数码管继续进行计秒。按下复位按键(核心板上复位键)秒表从00-00-00重新开始计秒。(The VHDL code for digital stopwatch. When the design document loaded into the target device, the designed digital stopwatch count the seconds from the 00-00-00. Until you press stop key (key switch S2). Nixie tube stop count seconds. Press the start button (key switch S1), the digital control continue to count seconds. Press the reset button (core panel reset button) to restart the stopwatch count seconds from the 00-00-00.)
    2010-03-02 17:17:58下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载