登录
首页 » VHDL » 8255参考设计VHDL源代码

8255参考设计VHDL源代码

于 2022-05-31 发布 文件大小:220.96 kB
0 172
下载积分: 2 下载次数: 1

代码说明:

8255参考设计VHDL源代码-The sound code of 8255 reference design based on VHDL

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • ExpectedBoardDetails1.txt
    Use full for knowing board details while making projects on FPGA and matlab simulations
    2013-11-20 17:47:58下载
    积分:1
  • CameraTrackingmaster
    moving tracking based in D5M camera tracking camera
    2016-04-08 14:57:11下载
    积分:1
  • SoftCore_LED80-master
    说明:  使用VHDL实现的LED-80分组密钥,相对于其它密钥具有硬件实现面积更小的特点(vhd code of a lightweight block cipher LED-80)
    2020-03-24 20:57:31下载
    积分:1
  • BCD
    BCD码减法实现程序,非常完整,采用Verilog HDL语言实现。(BCD subtraction to achieve program code, very complete, using Verilog HDL language.)
    2010-08-04 16:43:26下载
    积分:1
  • I2C-code
    I2C总线协议 Verilog源代码.试过,没有错误!可以直接使用(I2C bus protocol Verilog source code. Tried, no errors! Can be used directly)
    2013-06-03 10:54:17下载
    积分:1
  • VLSI implementation of high speed and high resolution FFT algorithm based on Rad...
    VLSI implementation of high speed and high resolution FFT algorithm based on Radix 2 for DSP application
    2022-05-07 09:52:02下载
    积分:1
  • master and slave code
    集成电路的规模日益扩大
    2022-03-02 13:07:25下载
    积分:1
  • 8B10B
    以太网PHY层中的组成部分 8B10B编码器(Part of the Ethernet PHY layer in 8B10B encoder )
    2021-01-27 09:18:42下载
    积分:1
  • steper motor
    stepper motor module on spartan 6 and 24MHz clock fequency
    2019-03-10 15:44:31下载
    积分:1
  • 整个工程代码
    说明:  掌握SDRAM数据读写、刷新、初始化以及FPGA串口收发时序,熟练FIFO IP核的生成和调用。(Master SDRAM data read and write, refresh, initialization and the timing of sending and receiving of the serial port of the FPGA, skilled in the generation and invocation of the FIFO IP core.)
    2019-01-21 17:21:27下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载