登录
首页 » VHDL » VHDL学习总结,简要概括了VHDL,非常适合做学习的总结

VHDL学习总结,简要概括了VHDL,非常适合做学习的总结

于 2022-05-29 发布 文件大小:148.44 kB
0 159
下载积分: 2 下载次数: 1

代码说明:

VHDL学习总结,简要概括了VHDL,非常适合做学习的总结-VHDL study conclusion, a brief summary of VHDL, very suitable for learning to do a summary of

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • gps_lms
    本系统用于GPS中频部分的窄带滤波(AD后的数据经过LMS滤波后去掉窄带干扰,可以抑制20dB以上的干扰)(this system can be imply to anti-narrowband-jamming for GPS IF signal, it can degrade 20dB narrowband jamming)
    2011-08-23 21:06:41下载
    积分:1
  • updown
    VHDL Programmes -2 for dumping on FPGA
    2014-02-12 00:22:46下载
    积分:1
  • RISC CPU IP CORE can be used to direct the development and application of the pr...
    RISC CPU IP CORE 可以用于直接的工程开发应用 有详细的说明书-RISC CPU IP CORE can be used to direct the development and application of the project has a detailed brochure
    2023-02-24 21:15:03下载
    积分:1
  • Interleaver_Deinterleaver
    通信中卷积交织/解交织FPGA源程序,采用verilogHDL代码实现,包含测试程序,经过验证。(Communication in the convolutional interleaving/de interleaving FPGA source program, using verilogHDL code to achieve, including test procedures, after verification.)
    2021-04-17 15:18:53下载
    积分:1
  • ALOHA
    this program is a simulation for Aloha
    2012-11-13 11:38:10下载
    积分:1
  • vhdl开发环境下,关于协议PS2 verilog 源码
    在vhdl开发环境下,关于协议PS2 verilog 源码-In VHDL development environment, with regard to the agreement PS2 verilog source code
    2022-05-06 00:46:27下载
    积分:1
  • VHDL语言的cookbook,能够使你更快的学会使用VHdL
    VHDL语言的cookbook,能够使你更快的学会使用VHdL-cookbook
    2022-01-26 00:47:39下载
    积分:1
  • 加扰器解扰器设计
    加扰器解扰器设计,组合逻辑电路可以选用下述不同的逻辑类型来实现:互补CMOS结构、有比电路、差 分共源-共栅电压开关逻辑(DCVSL),传输门逻辑、互补传输晶体管逻辑(CPL)或动态电 路结构,也可以是以上不同类型结构的混合。(Scrambler/ descrambler design)
    2018-08-29 10:52:46下载
    积分:1
  • Tft good reference is listed, eight general
    很好的tft参考实列,通用的8位并口,非常快移值-Tft good reference is listed, eight general-purpose parallel port, very fast shift value
    2022-03-19 11:01:47下载
    积分:1
  • A counter that starts from 0 and increments mod 16 on each rising edge of the cl...
    A counter that starts from 0 and increments mod 16 on each rising edge of the clock
    2022-09-16 15:40:03下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载