登录
首页 » VHDL » FPGA core code, can be directly used in engineering.

FPGA core code, can be directly used in engineering.

于 2022-12-24 发布 文件大小:1.76 kB
0 188
下载积分: 2 下载次数: 1

代码说明:

FPGA核心代码,可在工程中直接使用。-FPGA core code, can be directly used in engineering.

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • Spartan-3E_Starter_Kit
    Spartan® -3E 现场可编程门阵列家族是为满足对成本敏感的消费电子大量应用的需要 而特别设计的。 (Field Programmable Gate Array family needs is to meet the cost-sensitive applications, a large number of consumer electronics Specially designed.)
    2014-07-10 21:30:34下载
    积分:1
  • 0 2
    说明:  基于labVIEW,控制电机等工作实例,程序基本完整(Based on labVIEW, control motor and other working cases, the program is basically complete)
    2018-01-24 09:09:20下载
    积分:1
  • 该工程是基于verilog hdl 语言编写的帧传输协议HDLC帧的发送端代码,会用QUATUSII的人都应该知道如何使用,希望能给你带来帮助...
    该工程是基于verilog hdl 语言编写的帧传输协议HDLC帧的发送端代码,会用QUATUSII的人都应该知道如何使用,希望能给你带来帮助-The project is based on the language verilog hdl frame transmission protocol HDLC frame of this generation- Codes will be used QUATUSII people should know how to use, in the hope of giving you helpful
    2022-03-14 02:45:23下载
    积分:1
  • audio_verilog
    AUDIO音频模块AN831的录音及播放FPGA代码,测试通过(AUDIO audio module AN831 recording and playback of FPGA code, the test passed)
    2020-09-12 09:27:58下载
    积分:1
  • Verilog-HDL-tutorial
    verilog HDL经典的入门书籍,内容很详细,讲了许多实例,适合硬件描述语言初学者。(verilog HDL classic introductory book, the content is very detailed, spoke many instances, suitable hardware description language for beginners.)
    2013-10-08 20:21:51下载
    积分:1
  • adder4
    四位加法器 数码管显示 组合电路 verilog(adder4 smg display combitional circuit verilog)
    2013-02-28 09:56:46下载
    积分:1
  • chuankou_huihuan
    FPGA与PC端实现串口数据的收发,先从PC端接收数据,然后发回给电脑,可通过串口助手验证。(The serial port data is sent and received between the FPGA and the PC. First, the data is received from the PC, and then sent back to the computer. It can be verified by the serial port assistant.)
    2020-06-16 10:20:01下载
    积分:1
  • stepper_motor
    control stepper motor by fpga card with vhdl program
    2012-01-08 02:34:17下载
    积分:1
  • 用VHDL和verilog实现的四人抢答器
    用VHDL和verilog实现的四人抢答器-using VHDL and verilog realization of four Responder
    2023-07-17 00:15:04下载
    积分:1
  • DA_AD
    基于FPGA的AD和DA设计代码及文档(Design code and document of AD and DA based on FPGA)
    2017-11-07 22:03:30下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载