-
my_kmp_matching
说明: KMP算法的Verilog HDL实现,模式串从模块的外部输入,计算next函数,然后进行KMP匹配。有仿真。环境为Quartus II 8.0 Web Edition。(Verilog HDL implementation KMP algorithm, pattern string from the module' s external input, calculate next function, then KMP matching. A simulation. Environment for the Quartus II 8.0 Web Edition.)
- 2011-03-14 09:28:01下载
- 积分:1
-
Verilog HDL 135例指南:Verilog HDL语言类似于C语言,以…
verilog hdl教程135例:verilog hdl语言类似于C语言,便于学习。本文档带有源代码,3-6章-Verilog HDL 135 cases Guide : Verilog HDL language similar to the C language, to facilitate learning. This document with the source code, 3-6
- 2022-09-27 03:05:03下载
- 积分:1
-
vhdl,七段数码管驱动程序,完成数字显示功能
vhdl,七段数码管驱动程序,完成数字显示功能-vhdl, seven-segment digital tube driver, complete the digital display
- 2022-03-19 02:05:40下载
- 积分:1
-
数字时钟的VHDL语言描述,具有高精度,控制性能良好
数字时钟的VHDL语言描述,具有高精度,控制性能良好-Digital Clock description of the VHDL language, with high precision and good control performance
- 2022-03-23 07:25:11下载
- 积分:1
-
DTMB
能够完美产生数字地面电视(DTMB)的信源的程序。帧头模式为模式一。信道可选择,信号加入频偏,延时,后经滤波器后输出。(Able to produce perfect digital terrestrial television (DTMB) of the source program. Mode is the mode a header. Channels to choose from, the signal adding offset, delay, after the filter output.)
- 2013-07-25 11:22:28下载
- 积分:1
-
myuart
使用verilog语言编写的异步串口模块,带有16级深的FIFO,它与DSP28335的SCI相似,可以帮助初学者更快地理解FPGA和DSP的硬件结构和编程思路(Use verilog language of asynchronous serial port module, FIFO with deep level 16, it was similar with DSP28335 SCI, can help beginners to understand faster the FPGA and DSP hardware structure and programming ideas)
- 2013-07-25 11:45:57下载
- 积分:1
-
basys3_timing
基于Basys3的数字钟实例,主要用于Basys3、vivado开发环境入门。源码使用VerilogHDL(Based on digital clock instance Basys3, mainly for Basys3, vivado development environment started. Use Code VerilogHDL)
- 2016-03-06 11:08:18下载
- 积分:1
-
verilog-montgomery-RSA
基于Montgoery 算法的RSA,FPGA verilog 实现,有测试文件(Based on Montgoery algorithm for RSA,FPGA verilog implementation,bench file)
- 2021-04-27 20:28:44下载
- 积分:1
-
14_SDRAM
说明: 高速流水的SDRAM控制器,最高速度可达速度在200M左右(high speed SDRAM controller)
- 2019-06-17 18:43:54下载
- 积分:1
-
全数字锁相环的verilog源代码
全数字锁相环的verilog源代码-全数字锁相环的verilog源代码
- 2023-04-30 22:20:03下载
- 积分:1