登录
首页 » VHDL » xilinx provided on the FPGA hardware design timing constraints of the amount of...

xilinx provided on the FPGA hardware design timing constraints of the amount of...

于 2023-06-26 发布 文件大小:1.28 MB
0 149
下载积分: 2 下载次数: 1

代码说明:

xilinx公司提供的关于FPGA硬件设计的额时序约束参考资料-xilinx provided on the FPGA hardware design timing constraints of the amount of reference material

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • HDB3_encoder_QuartusPrj
    说明:  HDB3编码Quartus2 10.0的工程,modelsim仿真,有实物图、仿真图以及源程序,适合做通信原理课程设计的同学参考使用(HDB3 encoding Quartus2 10.0 project, modelsim simulation, there are physical map, simulation diagrams and source code, suitable for students of communication theory courses designed for reference use)
    2011-03-25 08:35:32下载
    积分:1
  • MUX
    Multipleksor 3 to 1 - 3x1bit in, 1x1bit out
    2013-09-18 16:21:25下载
    积分:1
  • VHDL
    VHDL上百实例 包括 ADDER LATCH FIPPER AND ETC..(VHDL hundreds of examples, including ADDER LATCH FIPPER AND ETC ..)
    2010-11-22 05:15:29下载
    积分:1
  • ds18b20
    说明:  ds18b20的Verilog程序,经测试验证可以使用。注意此版本为DALLS DS18B20而不是DS1820,注意加5K上拉电阻。(ds18b20 the Verilog process can be used to verify by testing. Note that this version rather than DALLS DS18B20 for DS1820, the attention of Canadian 5K pull-up resistor.)
    2020-10-29 11:09:56下载
    积分:1
  • i2c-configure-SAA7113
    i2c配置SAA7113,非常有用的程序,做视频采集类必看(i2c configure SAA7113)
    2013-12-25 16:37:37下载
    积分:1
  • jpeg_fpga
    基于FPGA的JPEG解码,对开发图片解码的人有用。(FPGA-based JPEG decoding, the development of image decoding useful.)
    2014-02-24 09:19:22下载
    积分:1
  • LaurentCPM
    Laurent程序,用于CPM信号的调制,接收和分解,译码,以及判断(Laurent procedures for CPM modulation of the signal, and decomposition receiving, decoding, and to determine)
    2013-08-16 01:32:40下载
    积分:1
  • CD1_PHOTO_ABLUM_1920
    使用FPGA做的数码相册实验,用NIOS做了FAT32文件系统和JPEG图像解码,FPGA和SDRAM做了显示的缓存(Using FPGA to do the digital album experiment, using NIOS to do the FAT32 file system and JPEG image decoding, FPGA and SDRAM to do the display cache)
    2016-07-13 10:04:56下载
    积分:1
  • 两个例子提醒我们如果我们要使用锁存器则不需要任何操作,如果我们想避免锁存器的话,我们要让这个元器件的每一个可能条件赋予一个值...
    两个例子提醒我们如果我们要使用锁存器则不需要任何操作,如果我们想避免锁存器的话,我们要让这个元器件的每一个可能条件赋予一个值-signal or variable "" may not be assigned a new value in every possible path through the Process Statement
    2022-05-22 18:34:33下载
    积分:1
  • forwarding
    浙江大学体系结构实验课代码,5级流水线实现旁路和停顿(5-stage pipeline to achieve realization of the bypass pipeline bypass pause 5 pause)
    2020-09-26 12:07:46下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载