登录
首页 » VHDL » a cycle ruduandency code

a cycle ruduandency code

于 2023-04-27 发布 文件大小:101.55 kB
0 143
下载积分: 2 下载次数: 1

代码说明:

实现一个循环冗余码,是老师给的例子,别的同学已经验证-a cycle ruduandency code

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • demo6-beep
    说明:  demo6 蜂鸣器实验 蜂鸣器演奏音乐(demo6 buzzer buzzer experiment playing music)
    2020-12-27 22:59:02下载
    积分:1
  • Static RAM is a tube composed of MOS flip
    静态RAM是由MOS管组成的触发器电路,每个触发器可以存放1位信息。只要不掉电,所储存的信息就不会丢失。因此,静态RAM工作稳定,不要外加刷新新电路,使用方便。但一般SRAM的每一个触发器是由6个晶体管组成,SRAM芯片的集成度不会太高,目前较常用的有6116(2K×8位),6264(8K×8位)和62256(32K×8位)。6264RAM有8192个存储单元,每个单元为8位字长。-Static RAM is a tube composed of MOS flip-flop circuit, each flip-flop can store one message. Long as it does not brown-out, the stored information will not be lost. Therefore, the static stability in the work RAM, do not refresh plus the new circuit and easy to use. But generally each SRAM trigger is composed of six transistors, SRAM chip integration will not be too high, there are currently more commonly used 6116 (2K × 8 bit), 6264 (8K × 8 bit) and 62256 (32K × 8 bits). 6264RAM have 8192 storage units, each for 8-bit word length.
    2022-04-10 07:00:36下载
    积分:1
  • fpga
    FPGA代码,包含地址译码模块、16位锁存器、AD片选、死区及滤除窄脉冲、过流和短路保护、解除脉冲封锁模块、PWM模块、PWM选择 (FPGA code, including the address decoder module 16 latches, AD chip select, filter out the dead and narrow pulse, overcurrent and short circuit protection, lifting the blockade pulse module, PWM module, PWM selection)
    2015-11-18 10:47:22下载
    积分:1
  • xilinx 开发板程序,VGA控制显示
    xilinx 开发板程序,VGA控制显示-Xilinx development board procedures, VGA display control
    2022-03-29 02:35:53下载
    积分:1
  • -Elliptic
    We present elliptic curve cryptography (ECC) coprocessor, which is dual-field processor with projective coordinator. We have implemented architecture for scalar multiplication, which is key operation in elliptic curve cryptography. Our coprocessor can be adapted both prime field and binary field, also contains a control unit with 256 bit serial and parallel operations , which provide integrated highthroughput with low power consumptions. Our scalar multiplier architecture operation is perform base on clock rate and produce better performance in term of time and area compared to similar works. We used Verilog for programming and synthesized using Xilinx Vertex II Pro devices. Simulation was done with Modelsim XE 6.1e, VLSI simulation software from Mentor Graphics Corporation especially for Xilinx devices.
    2012-02-09 10:48:50下载
    积分:1
  • 29_ad9226_test
    用Verilog编写ad_9866的相应程序,在FPGA上实现相应功能(The corresponding program of ad_9866 is written with Verilog, and the corresponding functions are realized on the FPGA.)
    2019-06-24 16:43:27下载
    积分:1
  • VHDL在SOURCEINSIGHT的插件
    VHDL在SOURCEINSIGHT的插件-VHDL in SOURCEINSIGHT plug-ins
    2022-08-13 02:07:02下载
    积分:1
  • cordic implementation in vhdl&c
    cordic implementation in vhdl&c
    2022-10-31 01:55:03下载
    积分:1
  • A comparison reference value has sram IP core, on the SOPC interested people hav...
    一个比较有参考价值的sram IP核,对SOPC感兴趣的人士有一定的指导意义!该程序是采用avalon总线,可以直接内嵌进SOPC Builder。-A comparison reference value has sram IP core, on the SOPC interested people have a certain guide! The procedure is used avalon bus, can be directly embedded into the SOPC Builder.
    2022-05-18 11:22:45下载
    积分:1
  • 这是一篇介绍用verilog语言实现viterbi译码和rake接收机的文章,实用性很强的,在这里也感谢这篇文章的作着...
    这是一篇介绍用verilog语言实现viterbi译码和rake接收机的文章,实用性很强的,在这里也感谢这篇文章的作着-This is a description language with verilog viterbi decoding and rake receiver of the article, very practical, here are grateful for this article was
    2022-05-13 15:53:30下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载