登录
首页 » VHDL » verilog HDL语言编写的键盘扫描程序,考虑以确定关键的博…

verilog HDL语言编写的键盘扫描程序,考虑以确定关键的博…

于 2022-05-07 发布 文件大小:2.10 MB
0 144
下载积分: 2 下载次数: 1

代码说明:

Verilog HDL编写的键盘扫描程序,考虑了判断按键弹起的问题。程序按一定的频率用低电平循环扫描行线,同时检测列线的状态,一旦判断有一列为低则表示有键被按下,停止扫描并保持当前行线的状态,再读取列线的状态从而得到当前按键的键码;等待按键弹起:检测到各列线都变成高点平后,重新开始扫描过程,等待下一次按键。-Written in Verilog HDL keyboard scanner, taking into account to determine key bounce problem. Program according to a certain frequency of scan lines with low-level circulation lines, while testing out the state line, once the judge has said there is a classified as low-key is pressed, stop the scan and to maintain the current line-line state, and then read out line state to get the current keys key codes to wait for key pop-up: To detect the lines at all out into a high level after the re-start the scanning process, waiting for the next key.

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • Booth2_final
    该文件是booth乘法器的verilog源代码,经过最终的仿真,可以直接运行(This file is booth multiplier verilog code, after the final simulation, can be directly run)
    2015-05-08 09:29:56下载
    积分:1
  • 一个异步FIFO的verilog实现论文
    一个异步FIFO的verilog实现论文-err
    2022-01-28 06:08:18下载
    积分:1
  • raylrnb (3)
    说明:  本资源有一个matlab程序段,是仿真BPSK分别在高斯噪声和瑞利衰落下的误码率,产生图形对仿真值和理论值进行比较(This resource has a matlab program segment, which is the bit error rate of simulated BPSK under Gaussian noise and Rayleigh fading respectively. The generated graph compares the simulated value with the theoretical value.)
    2019-10-21 21:16:04下载
    积分:1
  • pro1
    对用开发板上开关产生的信息做汉明编码并通过串口发送至电脑(The Hamming code is generated from the switch on the development board and sent to the computer through the serial port.)
    2018-11-15 17:01:21下载
    积分:1
  • DDS调试心得,VERIOLG 各HDL和VHDL语言的DDS调试方法
    DDS调试心得,VERIOLG 各HDL和VHDL语言的DDS调试方法-DDS debugging experience, VERIOLG the HDL and VHDL languages DDS debugging method
    2022-06-26 23:09:02下载
    积分:1
  • des加密算法的verilog语言的实现
    des加密算法的verilog语言的实现-des encryption algorithm to achieve the Verilog language
    2023-09-07 20:45:02下载
    积分:1
  • a good use of the Verilog Programming cpu procedures, we must make good use of.
    一个很好的利用verilog编程实现的cpu程序,一定要好好利用。-a good use of the Verilog Programming cpu procedures, we must make good use of.
    2023-03-28 18:35:03下载
    积分:1
  • liyuanlnx_IP_RAM
    FPGA——IP_RAM实验: 创建IPRAM核,单端口,10位地址线(256字节),8位数据线(每字节8byte),读写使能 input [9:0] address; input clock; input [7:0] data; input wren; //置1则写入 output [7:0] q; LNXmode:控制LEDC显示 1:mode1,从k1~k3输入data的低4位,ledb计时,从0~f,计时跳变沿读取k1~k3的值,存入RAM 8个数之后,从RAM输出数据,用leda显示,同样每秒变化一次(The experiment of FPGA-IP_RAM: Create IPRAM core, single port, 10 bit address line (256 bytes), 8 bit data line (8 byte per byte), read and write enablement)
    2020-06-22 04:20:02下载
    积分:1
  • VHDL语言100例详解
    说明:  适合入门及进阶的100个VHDL练习题,从易到难(100 VHDL exercises for beginners and advanced students, from easy to difficult)
    2020-04-10 16:52:07下载
    积分:1
  • CPU-Verilog
    说明:  简单流水线CPU,使用 verilog实现,实现一条指令的整个流程(Implementation of Simple Pipeline CPU Verilog)
    2020-06-23 19:40:01下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载