登录
首页 » VHDL » 用VHDL实现十六位移位乘法器 才有移位相加法来实现

用VHDL实现十六位移位乘法器 才有移位相加法来实现

于 2022-04-17 发布 文件大小:25.52 kB
0 167
下载积分: 2 下载次数: 1

代码说明:

用VHDL实现十六位移位乘法器 才有移位相加法来实现-Use VHDL to achieve 16-bit shift multiplier shift only the sum of law to achieve

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • modulationshaped
    基带数字信号通过成形滤波(选用升余弦滚降函数)然后进行载波调制(Base-band digital signal through the shaping filter (raised cosine roll-off optional function) and then proceed to carrier modulation)
    2007-10-31 15:27:18下载
    积分:1
  • counter
    本例源代码文件由用户按照书中的操作步骤自己生成,“Example-2-1Project_Navigator_Demo源代码”目录下为源代码的参考文件。“Example-2-1Project_Navigator_Democounter”目录下为完整的工程,包括源代码文件、综合与实现的结果文件、ISE工程文件等,可以使用ISE工程管理器打开工程,供读者参考(In this case the source code files by the user in accordance with the steps the book itself is generated, "Example-2-1 Project_Navigator_Demo source" directory as the source code reference document. "Example-2-1 Project_Navigator_Demo counter" directory for a complete project, including source code files, integrated with the realization of the outcome document, ISE project file, etc. You can use ISE Project Manager, open the project for the reader is referred to)
    2009-09-19 13:53:10下载
    积分:1
  • 乘法器,实现了乘法和除法的功能,能够进行32位的运算
    乘法器,实现了乘法和除法的功能,能够进行32位的运算-Multiplier to achieve the functions of multiplication and division to carry out 32-bit computing
    2022-03-24 02:44:07下载
    积分:1
  • altera niosii SOPC helloword learning
    altera niosii SOPC helloword 学习-altera niosii SOPC helloword learning
    2022-10-30 21:55:03下载
    积分:1
  • CPU流水线设计报告
    说明:  CPU课程设计要求以FPGA开发平台为例,分析 CPU 设计的流程与仿真。 本次开发使用的硬件描述语言是 Verilog 语言,使用的指令系统是一个以 MIPS 指令集为子集的指令系统,共 22 条指令,所用的设计仿真软件Modelsim。(CPU curriculum design requires FPGA development platform as an example to analyze the process and Simulation of CPU design. The hardware description language used in this development is Verilog language, and the instruction system used is an instruction system with MIPS instruction set as a subset, with 22 instructions in total. The design simulation software Modelsim is used.)
    2020-12-24 12:09:05下载
    积分:1
  • algorithm_design_and_logic_implemention
    本书作者为夏宇文,详细讲解了从算法设计与验证到硬件逻辑实现的过程,要求读者有一定的verilog基础(This book author XIA Yu-Wen gave a detailed account from algorithms to hardware logic design and verification of implementation process, requiring readers to have some basis for verilog)
    2009-11-11 21:19:03下载
    积分:1
  • r80515
    r80515源代码,包含说明文档。FPGA验证通过(r80515 source code, including documentation. Verified by FPGA)
    2011-04-19 10:14:01下载
    积分:1
  • 8.8-URAT-VHDL
    URAT VHDL程序与仿真 URAT the VHDL program and Simulation (URAT the VHDL program and Simulation )
    2012-04-09 20:53:45下载
    积分:1
  • 基于FPGA控制的DDS波形发生器
    基于FPGA控制的DDS波形发生器,可在Cyclone IV系列板子上使用,已经过仿真验证(Based FPGA control DDS waveform generator in Cyclone IV series board on use, has been simulation)
    2017-03-17 11:08:39下载
    积分:1
  • DongHo
    design a clock using KIT DE1
    2014-09-19 04:46:23下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载