登录
首页 » VHDL » all passed, I was carefully designed, fully meet the requirements of beginners....

all passed, I was carefully designed, fully meet the requirements of beginners....

于 2022-05-05 发布 文件大小:1.24 kB
0 133
下载积分: 2 下载次数: 1

代码说明:

全部通过,是我的精心设计,完全满足初学者的要求。0-99自动记数-all passed, I was carefully designed, fully meet the requirements of beginners. 0-99 automatic counting

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • LM75A
    FPGA读取LM75A温度数据,并在段码LED上实时显示。(The temperature data of LM75A are read by FPGA and displayed on segment code LED in real time)
    2021-03-29 11:19:10下载
    积分:1
  • SRIO-phy-code
    SRIO接口物理层的实现代码,非常复杂,完全自己用verilog编写,支持5G速率,可以作为开发参考(SRIO interface implementation code, the physical is very complex, completely written in verilog, support rate of 5 g, will be helpful to the development)
    2020-10-01 11:57:42下载
    积分:1
  • verilog编写的计算百分比模块
    verilog编写的计算百分比模块-Verilog prepared by calculating the percentage module
    2022-01-31 18:38:18下载
    积分:1
  • 四位静态数码管控制器,含详细的中文注释,VERILOT源码....
    四位静态数码管控制器,含详细的中文注释,VERILOT源码.-4 static digital tube controller, with detailed notes in Chinese, VERILOT source.
    2022-03-29 22:12:43下载
    积分:1
  • 由于在网上很难下载到EDA技术-窦衡的PPT,所以本人经过学习后做成word,供大家下载。只针对VHDL语言部分和所有的程序。...
    由于在网上很难下载到EDA技术-窦衡的PPT,所以本人经过学习后做成word,供大家下载。只针对VHDL语言部分和所有的程序。-Because the Internet is difficult to download to EDA technology- Douheng of the PPT, so I made after learning after the word, for all to download. Only for part of the VHDL language and all the procedures.
    2023-07-12 15:25:04下载
    积分:1
  • IEEE标准的VHDL语言
    IEEE Standard VHDL language
    2022-07-23 02:23:26下载
    积分:1
  • AD_100k
    说明:  ADC Reference code!Clock 100kHz
    2020-06-24 10:40:02下载
    积分:1
  • 08_4_hdmi_loop
    HDMI做为视频输出输入接口已经广泛使用很长时间,主要通过TMDS差分编码传输。本实验通过在HDMI屏幕上显示彩条和输入输出环通实验,来练习视频的时序和视频颜色的表示,为后面视频处理实验做个基础。(HDMI as video output input interface has been widely used for a long time, mainly through TMDS differential coding transmission. In this experiment, by displaying color bars and input/output loop experiments on HDMI screen, video timing sequence and video color representation are practiced to lay a foundation for video processing experiments later)
    2020-06-17 09:00:02下载
    积分:1
  • i2c_master
    verilog i2c master rtl+testbench 转自特权同学(verilog i2c master rtl+testbench)
    2017-06-15 16:30:14下载
    积分:1
  • DDs直接数字频率合成器的源代码,其中包括采用IP核和普通两种方式...
    DDs直接数字频率合成器的源代码,其中包括采用IP核和普通两种方式-DDS Direct Digital Synthesizer source code, including the use of IP core and the general two ways
    2022-01-23 11:02:21下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载