登录
首页 » VHDL » Voltage pulse control of a project

Voltage pulse control of a project

于 2022-03-20 发布 文件大小:957.57 kB
0 165
下载积分: 2 下载次数: 1

代码说明:

电压脉冲控制的一个工程---包括vhdl源程序和编译后产生的相关文件-Voltage pulse control of a project- including VHDL source code and compile the relevant documents after

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • ADC0832TLC5615
    开关电源中用单片机产生可调电压控制PWM波程序,ADC0832读取输出电压(Single-chip switching power supply using adjustable voltage control PWM wave generation process, ADC0832 read the output voltage)
    2011-09-16 23:37:27下载
    积分:1
  • FIFO
    fifi asyncronous and syncronus
    2012-04-30 02:31:24下载
    积分:1
  • 16位元浮点数CPU,可作运算,以VHDL编写
    16位元浮点数CPU,可作运算,以VHDL编写-16-bit floating point CPU, can be used for computing in order to prepare VHDL
    2022-05-17 06:20:07下载
    积分:1
  • mux21a
    在VHDL结构体中用于描述逻辑功能和电路结构的语句分为顺序语句和并行语句两部分,顺序语句的执行方式十分类似于普通软件语言的程序执行方式,都是按照语句的前后排列方式顺序执行的。(VHDL structure in the body used to describe the logic function and circuit structure of the order of statements and expressions are divided into two parts in parallel statement, modalities for the implementation of the order of statement is very similar to ordinary language software program implementation, are in accordance with the statements before and after the arrangement of the order implementation.)
    2008-12-24 18:25:20下载
    积分:1
  • 采用VHDL编写的一个简单的UART
    采用VHDL编写的一个简单的UART-using VHDL prepared a simple UART
    2022-03-05 06:29:41下载
    积分:1
  • Walsh
    说明:  利用ISE编写的产生WALSH码的verilog程序,简单易懂,稍稍修改就可以产生出自己想的8 16 32 64位的WALSH码。。(Prepared using ISE verilog code generated WALSH procedures, easy to understand, a little modification can generate their own like the 8,16,32,64-bit code WALSH. .)
    2010-04-20 09:55:10下载
    积分:1
  • src
    v6 1x 3.125G rapidio协议工程代码(xilinx v6 rapidio data transmission protocol Practical project application engineering code)
    2018-03-20 23:28:49下载
    积分:1
  • micron Nand flash控制器
    micron公司提供的控制器,很具有参考性质,用flash的童鞋可以下载参考,含有ECC功能
    2023-03-30 17:00:03下载
    积分:1
  • USB_GPIF-II
    fpga模拟两路视频,简单拼接后,经过GPIF II接口传出给cy2014,测试usb的吞吐量(fpga generate two lane video, and transmit them through GPIF II interface. test cy2014)
    2017-06-02 18:50:04下载
    积分:1
  • vivado 从此开始配套资料
    vivado入门使用介绍,初学者入门学习(vivado Instructional pdf)
    2020-07-04 18:00:01下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载