登录
首页 » VHDL » Xilinx CPLD源代码,使用XC9500系列CPLD,驱动液晶

Xilinx CPLD源代码,使用XC9500系列CPLD,驱动液晶

于 2023-03-07 发布 文件大小:70.05 kB
0 165
下载积分: 2 下载次数: 1

代码说明:

Xilinx CPLD源代码,使用XC9500系列CPLD,驱动液晶-Xilinx CPLD source code, use the XC9500 series CPLD, LCD Driver

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • cycloneII Quartus verilog to develop a simple sequential circuit
    cycloneII Quartus verilog开发的简单时序电路-cycloneII Quartus verilog to develop a simple sequential circuit
    2022-03-01 09:19:56下载
    积分:1
  • 3FP
    一个三分频verilog模块,可以用来学习基本结构。(A three points frequency verilog module can be used to study the basic structure.)
    2013-08-25 00:41:29下载
    积分:1
  • Typical examples of character LCD interface 10.8 The Design and Implementation o...
    典型实例10.8 字符LCD接口的设计与实现 软件开发环境:ISE 7.1i 硬件开发环境:红色飓风II代-Xilinx版 1. 本实例控制开发板上面的LCD的显示; 2. 工程在project文件夹里面 3. 源文件和管脚分配在 tl文件夹里面 4. 下载文件在download文件夹里面,.mcs为PROM模式下载文件,.bit为JTAG调试下载文件。-Typical examples of character LCD interface 10.8 The Design and Implementation of Software Development Environment: ISE 7.1i development environment hardware: Hurricane II on behalf of the red-Xilinx Edition 1. The above examples of the control board of the LCD display 2. Projects project folder inside 3. the distribution of the source file and pin in rtl folder inside 4. download files in download folder inside,. mcs file for the PROM mode download,. bit for the JTAG debugger to download the file.
    2022-07-15 02:45:21下载
    积分:1
  • 9850sin_function
    ad9850函数发生器 MSP430单片机驱动程序 扫频 DDS(AD9850 DDS)
    2013-08-27 15:13:29下载
    积分:1
  • complete with verilog language development USB2.0 IP source code, including docu...
    完整的用VERILOG语言开发的USB2.0 IP核源代码,包括文档、仿真文件-complete with verilog language development USB2.0 IP source code, including documentation, Simulation documents
    2022-08-22 09:20:17下载
    积分:1
  • AD9226
    FPGA控制AG9226进行采样的代码,并用signaltap测试了一下其正确性(FPGA control AG9226 to sample the code, and use signaltap to test the correctness of the demo.)
    2020-12-19 17:19:09下载
    积分:1
  • JOP of RAM VHDL source code, classic classics, difficult to find a good price.
    JOP的RAM VHDL源码,经典的经典,不易找到的好东东,-JOP of RAM VHDL source code, classic classics, difficult to find a good price.
    2022-10-01 16:00:03下载
    积分:1
  • clock_6
    说明:  ds1302时钟驱动程序,已在quartus上验证可以是直接使用(DS1302 clock driver, which has been verified on quartus, can be used directly)
    2020-06-24 12:00:02下载
    积分:1
  • 标准的异步串口通讯设计程序――基于VHDL编程
    标准的异步串口通讯设计程序――基于VHDL编程-communication design programme of standard asynchronous serial port base on VHDL programme
    2023-04-04 00:20:03下载
    积分:1
  • FPGA development board to write the Verilog code: function is from the client co...
    FPGA开发板上写的Verilog代码: 功能是从电脑端发送一个字节,然后把它接收回来。 -FPGA development board to write the Verilog code: function is from the client computer sends a byte, and then receive it back.
    2022-03-17 03:39:34下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载