登录
首页 » VHDL » Top module name : SHIFTER (File name : SHIFTER.v) 2. Input pins: SHIFT [3:0],...

Top module name : SHIFTER (File name : SHIFTER.v) 2. Input pins: SHIFT [3:0],...

于 2022-06-13 发布 文件大小:4.60 kB
0 204
下载积分: 2 下载次数: 1

代码说明:

Top module name : SHIFTER (File name : SHIFTER.v) 2. Input pins: SHIFT [3:0], IN [15:0], SIGN, RIGHT. 3. Output pins: OUT [15:0]. 4. Input signals generated from test pattern are latched in one cycle and are synchronized at clock rising edge. 5. The SHIFT signal describes the shift number. The shift range is 0 to 15. 6. When the signal RIGHT is high, it shifts input data to right. On the other hand, it shifts input data to left. 7. When the signal SIGN is high, the input data is a signed number and it shifts with sign extension. However, the input data is an unsigned number if the signal SIGN is low. 8. You can only use following gates in Table I and need to include the delay information (Tplh, Tphl) in your design.

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • 寄存器的VHDL源码.可能有点简单 新手大家间量 希望和大家学习...
    寄存器的VHDL源码.可能有点简单 新手大家间量 希望和大家学习-VHDL source register. May be a bit simple volume between novice you would like to learn
    2022-12-21 02:40:03下载
    积分:1
  • lic_Xilinx_ISE_Vivado
    这是Xilinx ISE 14.X以及vivado、vivado_hls的license,亲测可用(Xilinx ISE 14.x vivado, vivado_hls license, pro-test available)
    2013-04-26 14:51:09下载
    积分:1
  • CPU-master
    misp,五级流水源码,实现一个建议的cpu(Misp, five-stage flow source code, implementation of a recommended CPU)
    2020-06-16 00:00:07下载
    积分:1
  • decodeLogDomainSimple
    When the initial input falls between the Switch off point and Switch on point values, the initial output is the value when the relay is off.
    2017-01-29 18:04:53下载
    积分:1
  • huawei_verilog
    huawei代码编码规范,包含基本的verilog的语法等编码规范,业界经典(Huawei code coding specification, including the basic syntax of the Verilog code, the industry classic)
    2016-03-15 20:02:57下载
    积分:1
  • 4ASKmod2
    讲述4ASK的原理并附有matlab调制解调的源码。。。。。。。。。。 注:原来上传的4ASKmod.zip不要下(The principle tells 4ASK together with modulation and demodulation matlab source. . . . . . . . . . Note: The original upload 4ASKmod.zip not down)
    2013-07-10 00:01:10下载
    积分:1
  • LCD-Driver-(LabVIEW-2009)
    Lab view using FPGA traing on lcd pannel
    2012-03-23 23:50:54下载
    积分:1
  • 九层单个电梯的控制系统设计和测试代码rar
    说明:  这是一个单个的九层的电梯控制系统的VHDL代码,具有外部上下楼控制按钮和内部上下楼控制按钮。另外还有测试代码。(This is a design of nine floor lift control system with VHDL code and testbench.)
    2020-06-19 22:03:11下载
    积分:1
  • quartus
    利用拨码开关控制液晶显示器进行十进制数字显示。(DIP switches control the use of liquid crystal display to decimal figures.)
    2020-11-24 22:49:33下载
    积分:1
  • 这个是vhdl的彩灯实例程序,里面涵盖了48种的彩灯变化,通过了maxplus的验证,并且在机上实验通过...
    这个是vhdl的彩灯实例程序,里面涵盖了48种的彩灯变化,通过了maxplus的验证,并且在机上实验通过-this is the Lantern example VHDL procedures inside covers 48 species of Carnival changes adopted maxplus certification, and the plane through experiments
    2022-02-28 15:42:23下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载