登录
首页 » VHDL » Top module name : SHIFTER (File name : SHIFTER.v) 2. Input pins: SHIFT [3:0],...

Top module name : SHIFTER (File name : SHIFTER.v) 2. Input pins: SHIFT [3:0],...

于 2022-06-13 发布 文件大小:4.60 kB
0 199
下载积分: 2 下载次数: 1

代码说明:

Top module name : SHIFTER (File name : SHIFTER.v) 2. Input pins: SHIFT [3:0], IN [15:0], SIGN, RIGHT. 3. Output pins: OUT [15:0]. 4. Input signals generated from test pattern are latched in one cycle and are synchronized at clock rising edge. 5. The SHIFT signal describes the shift number. The shift range is 0 to 15. 6. When the signal RIGHT is high, it shifts input data to right. On the other hand, it shifts input data to left. 7. When the signal SIGN is high, the input data is a signed number and it shifts with sign extension. However, the input data is an unsigned number if the signal SIGN is low. 8. You can only use following gates in Table I and need to include the delay information (Tplh, Tphl) in your design.

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • xiawenyu-verilog-
    数字系统设计的入门书,教你如何学会用verilog语言实现各种数字逻辑功能,例程经典易懂(xiawenyu verilog)
    2012-02-18 11:40:39下载
    积分:1
  • Using VHDL language driver DM128* 64LCD procedures
    用VHDL 语言驱动DM128*64LCD程序-Using VHDL language driver DM128* 64LCD procedures
    2022-07-09 01:28:22下载
    积分:1
  • library
    Library OLED SSD1305
    2012-11-01 21:21:26下载
    积分:1
  • verilog实现的1024位的大数模逆算法,引入RAM作为数据通道
    verilog实现的1024位的大数模逆算法,引入RAM作为数据通道-verilog to achieve the 1024 Modular inverse algorithms, the introduction of RAM as a data channel
    2022-12-18 20:35:03下载
    积分:1
  • 用Bresenham算法在FPGA上实现小数分频器,verilog编写,计算机图形法...
    用Bresenham算法在FPGA上实现小数分频器,verilog编写,计算机图形法-Bresenham algorithm used in the FPGA to achieve a small number of crossovers, verilog preparation, computer graphics method
    2022-03-11 03:26:38下载
    积分:1
  • serial_communication
    说明:  串口操作源代码,本代码采用veilog hdl语言编写,并经过本人多次验证。(source code, the code used veilog HDL language, and after I repeatedly verified.)
    2006-04-06 09:38:19下载
    积分:1
  • FIFO
    Verilog HDL语言编写异步FIFO(Verilog HDL language, asynchronous FIFO)
    2012-05-31 15:13:21下载
    积分:1
  • 3.3
    布尔乘法器带testbench好用的工程啊(Boolean multiplier works with testbench nice ah)
    2011-07-26 10:53:51下载
    积分:1
  • soft for changing Verilog code to c++ code ,c code
    将Verilog代码转换成C++代码的软件,C源代码。-soft for changing Verilog code to c++ code ,c code
    2022-01-24 14:30:24下载
    积分:1
  • DCM
    fpga DCM使用教程 好几个文档 帮助您一次学会使用DCM(fpga the DCM using the tutorial a few documents to help you first learn to use the DCM)
    2012-04-23 16:59:20下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载