登录
首页 » VHDL » Top module name : SHIFTER (File name : SHIFTER.v) 2. Input pins: SHIFT [3:0],...

Top module name : SHIFTER (File name : SHIFTER.v) 2. Input pins: SHIFT [3:0],...

于 2022-06-13 发布 文件大小:4.60 kB
0 184
下载积分: 2 下载次数: 1

代码说明:

Top module name : SHIFTER (File name : SHIFTER.v) 2. Input pins: SHIFT [3:0], IN [15:0], SIGN, RIGHT. 3. Output pins: OUT [15:0]. 4. Input signals generated from test pattern are latched in one cycle and are synchronized at clock rising edge. 5. The SHIFT signal describes the shift number. The shift range is 0 to 15. 6. When the signal RIGHT is high, it shifts input data to right. On the other hand, it shifts input data to left. 7. When the signal SIGN is high, the input data is a signed number and it shifts with sign extension. However, the input data is an unsigned number if the signal SIGN is low. 8. You can only use following gates in Table I and need to include the delay information (Tplh, Tphl) in your design.

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • HART-HT2015
    HART 官方资料-HART协议采用基于Bell202标准的FSK频移键控信号,在低频的4-20mA模拟信号上叠加幅度为0.5mA的音频数字信号进行双向数字通讯,数据传输率为1.2kbps。(Official information-HART HART protocol based Bell202 standard frequency shift keying FSK signal at low frequencies 4-20mA analog signal amplitude is 0.5mA superimposed on the two-way audio digital signal digital communication, data transfer rate of 1.2kbps.)
    2013-07-16 17:23:16下载
    积分:1
  • LDPC.DIFFERENT-RATE
    LDPC码不同码率对比,1/2与1/3码率对比。码长512.迭代次数50次。(Comparison of different rate of the LDPC code, 1/2 compared with the 1/3 code rate. 512 yards long. 50 times the number of iterations.)
    2012-11-22 10:49:22下载
    积分:1
  • my_booth_mp
    booth algotihm verilog design and test
    2016-06-14 16:02:10下载
    积分:1
  • Altium Partner SN-1000010 r10
    Browser modularization processing, browser modularization combing, browser modularization expansion
    2020-06-24 04:20:01下载
    积分:1
  • emmc
    emmc协议的实现代码,包含了SD协议,usb实现协议(The implementation code of EMMC protocol)
    2021-04-08 16:39:00下载
    积分:1
  • stap_steering
    这个verilong代码实现的功能是radar processing的功能。(This verilong code function is radar processing functions.)
    2015-07-21 00:59:39下载
    积分:1
  • VHDL-TESTBENCH
    VHDL TESTBENCH书写规范,对学习FPGA的同学很有帮助,掌握仿真语言书写规范。(VHDL TESTBENCH description of the norms, the students learn FPGA helpful, master the language of simulation techniques)
    2016-12-15 21:33:24下载
    积分:1
  • LIP2242CORE_otp_rom
    Verilog OTP ROM source code
    2011-01-31 09:54:45下载
    积分:1
  • 同步串行数据发送电路SSDT的基本功能是将并行数据转换成串行数据并进行同步发送。系统写入和读出时序完全兼容Intel8086时序。 系统以同步信号开始连续发...
    同步串行数据发送电路SSDT的基本功能是将并行数据转换成串行数据并进行同步发送。系统写入和读出时序完全兼容Intel8086时序。 系统以同步信号开始连续发送四个字节,在发送中出现5个1时插入一个0,在四个数据发送结束而下一次同步没有开始之前,发送7FH,这时中间不需要插入零 -synchronous serial data transmission circuit SSDT the basic function is to convert parallel data into serial and the same this step. System write and read sequential fully compatible Intel8086 timing. Synchronized signal system to start sending four consecutive bytes, in this emerging 5 1:00 insert a 0, at the end of four data sent and the next synchronization not started before, sending seven FH, then the middle is not inserted
    2023-05-29 03:45:03下载
    积分:1
  • MVB通信架构和流程图
    MVB架构流程图。MVB开发用,大连海天资料(MVB development, Dalian Haitian data)
    2018-09-17 21:39:23下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载