登录
首页 » VHDL » Top module name : SHIFTER (File name : SHIFTER.v) 2. Input pins: SHIFT [3:0],...

Top module name : SHIFTER (File name : SHIFTER.v) 2. Input pins: SHIFT [3:0],...

于 2022-06-13 发布 文件大小:4.60 kB
0 186
下载积分: 2 下载次数: 1

代码说明:

Top module name : SHIFTER (File name : SHIFTER.v) 2. Input pins: SHIFT [3:0], IN [15:0], SIGN, RIGHT. 3. Output pins: OUT [15:0]. 4. Input signals generated from test pattern are latched in one cycle and are synchronized at clock rising edge. 5. The SHIFT signal describes the shift number. The shift range is 0 to 15. 6. When the signal RIGHT is high, it shifts input data to right. On the other hand, it shifts input data to left. 7. When the signal SIGN is high, the input data is a signed number and it shifts with sign extension. However, the input data is an unsigned number if the signal SIGN is low. 8. You can only use following gates in Table I and need to include the delay information (Tplh, Tphl) in your design.

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • TFT_CTRL_800_480_16bit
    文件用于驱动TFT屏,分辨率800*400,平台为quartus13,芯片为cycloneIV(The file is used to drive the TFT screen with a resolution of 800*400. The platform is quartus 13 and the chip is cyclone IV.)
    2019-04-12 09:22:29下载
    积分:1
  • ds190-Zynq-7000-Overview
    zedboard的资料说明书,可以帮助你理解(zedboard data sheets, can help you understand)
    2012-11-06 10:51:14下载
    积分:1
  • SPITX16
    基于状态机的优秀SPI输出程序(以DAC7512为基础,可修改)(VHDL code about SPI)
    2016-02-09 01:07:52下载
    积分:1
  • quartusII的使用说明书,特别适用于初学者使用。
    quartusII的使用说明书,特别适用于初学者使用。-quartusII the use of brochures, especially for beginners to use.
    2022-03-21 18:58:23下载
    积分:1
  • interr_timer0
    interruption routine for PIC16F877
    2009-12-30 00:43:05下载
    积分:1
  • 15x15mul
    自己写的布斯4算法的华莱士树无符号数乘法器,3-2压缩,亲测可用(Wallace wrote the number 4 Booth algorithm unsigned multiplier, 3-2 compression, pro-test available)
    2016-06-12 16:41:10下载
    积分:1
  • Using VHDL hardware language to achieve the top level of the IIC control procedu...
    用VHDL硬件语言实现的iic顶层控制程序-Using VHDL hardware language to achieve the top level of the IIC control procedures
    2022-12-20 20:00:08下载
    积分:1
  • classic-examples-of-Verilog
    一些verilo的经典实例,非常适合初学者(verilo of the classic examples, for beginners)
    2011-08-01 09:01:34下载
    积分:1
  • adder
    用于实现FPGA硬件开发使用的加法器,需要注意的是用Verilog语言实现的(The adder used to realize FPGA hardware development needs to be realized in Verilog language)
    2020-06-22 03:20:01下载
    积分:1
  • FPGA_design
    成功解决FPGA设计时序问题的三大点.word说明文档,很详细(FPGA design timing problems successfully solved the three points)
    2010-07-19 16:16:28下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载