-
32bit_add_exercise
32位全加器,另有一个采用流水线的版本,是基于verilog语言的,很实用,希望对大家有所帮助(32-bit full adder, while a pipelined version,code is based on verilog language, it is practical, we hope to help)
- 2016-07-19 14:31:17下载
- 积分:1
-
ad9983的检测视频信号的code及其project 用的是xilinx 的virtex4 但不包括I2C...
ad9983的检测视频信号的code及其project 用的是xilinx 的virtex4 但不包括I2C-ad9983 test video signal code and the project using a xilinx the virtex4 but does not include I2C
- 2022-03-17 20:04:49下载
- 积分:1
-
spi
SPI的Verilog实现(非常的全面和详细,还带有SPI算法的注解)(SPI in Verilog implementation (a very comprehensive and detailed, but also with the SPI algorithm annotation))
- 2011-06-30 11:21:04下载
- 积分:1
-
dlx.tar
these is about code for dlx processor
- 2010-03-15 17:52:53下载
- 积分:1
-
AD7982_IF
AD转换代码,主要练习,没有具体的功能可以实现的,因为只是一部分(AD conversion code, practice, no specific function can be realized, because only part)
- 2014-06-14 09:01:03下载
- 积分:1
-
fpga_ofdm
这是篇<基于FPGA 的OFDM 宽带数据通信同步系统设计与实现>, 觉得甚是有用,大家共同学学。(This is the article <FPGA-OFDM-based broadband data communication systems design and implementation of synchronous> that even be useful, we all learn together.)
- 2007-06-13 00:02:43下载
- 积分:1
-
quartus-and-modelsim-for-OFDM
说明: 关于quartus与modelsim 仿真(about quartus and modelsim simulator)
- 2011-04-03 18:29:56下载
- 积分:1
-
this come from alter ,you can look and find it on line about USB
this come from alter ,you can look and find it on line about USB
- 2023-09-06 16:15:03下载
- 积分:1
-
帧同步信号FPGA实现代码(可正常运行)
通信系统帧同步信号的设计与实现,巴克码识别器系统完整VHDL程序,本人课程设计,完全能正常运行,程序运行环境为Quartus II 7.2 (32-Bit),win7系统。编译码模块、分频模块、门限设置模块、仿真电路和程序都有。相互交流,共同学习!!
- 2022-03-24 07:45:00下载
- 积分:1
-
isjtc
Use serial programming examples matlab GUI implementation, Independent component analysis for image processing, Realize image watermarking, de-noising, plus noise and other functions.
- 2017-08-14 17:01:39下载
- 积分:1