登录
首页 » VHDL » 7485比较器

7485比较器

于 2023-03-31 发布 文件大小:193.45 kB
0 189
下载积分: 2 下载次数: 1

代码说明:

mux2to1.vhd二选一电路mux2_1.vhd二选一电路mux2_1.bdf二选一电路mux3to1.vhd三选择电路mux3to1_1.vhd三选一选一个电路mux4to1.vhd 4

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • 电梯
    利用verilog编写的电梯程序,实现基本的电梯运行功能(Elevator program written by Verilog)
    2018-11-25 11:39:50下载
    积分:1
  • 61EDA_B79
    书名:LDPC原理与应用。是国内第一本介绍用LDPC编、译码基本原理及应用技术的一本书。对用 vhdl 或verilog实现硬件编程LDPC的人开发无线通信是很好的资料(Title: LDPC Principles and Applications. Is the first book describes using LDPC Encoding and Decoding the basic principles and application of technology, a book. Right to use vhdl or verilog hardware programming LDPC people to achieve development of wireless communications is a very good information)
    2009-10-30 10:36:35下载
    积分:1
  • VHDLFIR
    1 由matlab计算FIR数字滤波器的滤波系数; 2 用VHDL语言设计逻辑电路,再通过QUARTUS II 软件,将各个模块的电路封装成期间,在顶层设计中通过连线,完成整个系统。 (matlab VHDL QUARTUS )
    2016-05-15 12:49:30下载
    积分:1
  • VERILOG五POSPHY LEVEL3电路描述,可综合,已经过检验.
    VERILOG五POSPHY LEVEL3电路描述,可综合,已经过检验.-Five POSPHY LEVEL3 Verilog circuit description can be integrated, has been tested.
    2022-02-20 20:59:44下载
    积分:1
  • VerilogFreq-div
    Verilog分频程序原理讲解及代码.偶数倍分频奇数倍分频的原理和方法(Verilog divide the program explain the principle and code an even multiple of odd multiple of the principle of divide and divide)
    2013-01-21 21:45:08下载
    积分:1
  • GTX4
    光纤发送接收模块,verilog编写,主要用于光纤的发送和接收,波长1310nm(Fiber optic transmitter receiver module, verilog written primarily for transmitting and receiving the optical fiber, wavelength 1310nm)
    2016-06-28 14:06:40下载
    积分:1
  • docs
    papers based on distributed arithmetic.
    2014-02-06 16:17:09下载
    积分:1
  • The experimental results are used to prepare MOSIN6 is achieved Verilog HDL lang...
    有实验结果,用MOSIN6编写的,是Verilog HDL语言实现的. 练习三 利用条件语句实现计数分频时序电路 实验目的: 1. 掌握条件语句在简单时序模块设计中的使用; 2. 学习在Verilog模块中应用计数器; 3. 学习测试模块的编写、综合和不同层次的仿真。 练习四 阻塞赋值与非阻塞赋值的区别 实验目的: 1. 通过实验,掌握阻塞赋值与非阻塞赋值的概念和区别; 2. 了解阻塞赋值与非阻塞赋值的不同使用场合; 3. 学习测试模块的编写、综合和不同层次的仿真。 -The experimental results are used to prepare MOSIN6 is achieved Verilog HDL language. Practice the use of conditional statements to achieve the three sub-frequency timing circuit count experimental purposes: 1. Have conditional statements in the simple timing of the use of modular design 2. Learning modules in the Verilog Application of counter 3. to learn the preparation of the test module, integrated and different levels of simulation. Practicing the four blocking assignment with the distinction between non-blocking assignment experimental purposes: 1. Through experiments, hands blocking assignment with the concept of non-blocking assignment and distinction 2. Understanding of blocking and nonblocking assignment assignment usi
    2022-03-18 15:26:04下载
    积分:1
  • exercise3
    用verilog实现dsp与Fpga接口的同步设计,其功能包括读写操作及四个功能模块,采用两个fifo实现不同时钟域的地址与数据的转换,在quartus ii11.0环境下运行,运行此程序之前需运行将调用fifo。(Dsp using verilog achieve synchronization with Fpga interface design, its features include read and write operations and four functional modules, using two different clock domains to achieve fifo address and data conversion in quartus ii11.0 environment to run, run this program required before running calls fifo.)
    2013-08-30 11:12:09下载
    积分:1
  • 7-segment
    一个7段的显示器,及按一定顺序循环得到的结果,可重复使用(A 7-segment display, and by a certain sequence and cycle the results obtained can be reused)
    2010-01-10 18:21:33下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载