登录
首页 » VHDL » 使用VHDL实现锁相环,是个学习VHDL的好例子,与众分享

使用VHDL实现锁相环,是个学习VHDL的好例子,与众分享

于 2023-08-12 发布 文件大小:1.26 kB
0 154
下载积分: 2 下载次数: 1

代码说明:

使用VHDL实现锁相环,是个学习VHDL的好例子,与众分享-PLL using VHDL, VHDL is learning a good example, sharing with the public

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • 摘要:本文主要介绍以CPLD 芯片进行十字路口的交通灯的设计,用CPLD 作为交通灯控制器的主控芯片,采用VHDL 语言编写控制程序,利用CPLD的可重复编...
    摘要:本文主要介绍以CPLD 芯片进行十字路口的交通灯的设计,用CPLD 作为交通灯控制器的主控芯片,采用VHDL 语言编写控制程序,利用CPLD的可重复编程和在动态系统重构的特性,大大地提高了数字系统设计的灵活性和通用性。 关键词:CPLD;VHDL;交通灯控制器 中图分类号:TP39 Abstract :This paper introduces the electronic-traffic lamp, which is based on the VHDL and is completed by-Abstract: This paper introduces the CPLD chip to the traffic lights at the crossroads of design, traffic lights with CPLD as the master controller chip, the use of VHDL language control procedures, the use of CPLD re-programming and dynamic system reconfiguration in the features greatly enhance the digital system design flexibility and versatility. Keywords: CPLD VHDL traffic lights controller CLC number: TP39 Abstract: This paper introduces the electronic-traffic lamp, which is based on the VHDL and is completed by
    2022-05-20 22:55:36下载
    积分:1
  • EX11_RS232
    F2812串口通信,用于串口通信时使用,可以在线调整(F2812 serial communication, is used for serial communication can be adjusted online)
    2013-05-23 14:58:33下载
    积分:1
  • here is realized simple FIFO stack in vhdl. very simple example, but very help...
    here is realized simple FIFO stack in vhdl. very simple example, but very helpful.
    2022-03-12 07:44:59下载
    积分:1
  • car
    基于Xilinx公司的ISE软件开发的智能循迹避障小车的源代码,用Verilog语言,传感器有红外传感器以及超声波传感器(Xilinx' s ISE-based software development intelligent car tracking avoidance source code, using Verilog language, the sensor has an infrared sensor and ultrasonic sensors)
    2015-03-21 18:06:18下载
    积分:1
  • iic_sci
    FPGA编程,经过团体奋战完成,全是底层的IIc和sci通信,完整版。(FPGA programming, after groups fight to the finish, all underlying SCI and IIc communication, full version)
    2014-12-23 09:32:54下载
    积分:1
  • Xilinx FPGA make 50 smaller
    Xilinx FPGA make 50 smaller-Xilinx FPGA make 50 smaller
    2022-06-14 18:24:14下载
    积分:1
  • FPGA_Seg7_dsp
    关于VHDL和verilog的数码管显示程序,写的很好,值得参考。(About VHDL and verilog digital tube display program, write well, worth considering.)
    2014-08-01 11:00:51下载
    积分:1
  • ROM建立平方电路
    A ROM to build a squaring circuit
    2022-08-07 16:45:22下载
    积分:1
  • fpga
    verilg语言实现测频 及与stm32以fsmc通信方式进行通信(Verilg to achieve frequency measurement and communication with STM32 in FSMC communication mode)
    2017-07-27 20:05:25下载
    积分:1
  • 半加器
    它包含与试验台硬件描述语言(VHDL)一半加法器试验台意味着项目制造商宣布他要什么时候能给一个术语 请点击左侧文件开始预览 !预览只提供20%的代码片段,完整代码需下载后查看 加载中 侵权举报
    2023-05-06 00:50:07下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载