-
400rdm
说明: 用于FPGA的学习,大家值得借鉴,可以好好学习一下(this is for fpga and you can use this.)
- 2020-06-16 15:20:02下载
- 积分:1
-
7x7块交织器的FPGA设计
基于FPGA的7x7块交织器设计,程序分交织、解交织两部分,并在QUARTUS II 9.0 下仿真通过,内附模块详细端口说明及仿真分析文件。
- 2022-12-16 23:40:03下载
- 积分:1
-
基于FPGA的彩色符号设计
a、设计可显示横彩条和纵彩条的VGA彩条信号;
b、设计可显示英语字母的VGA彩条信号;
c、设计可显示移动彩色斑点的VGA彩条信号;
d、设计可实现手动切换a、b、c三个功能.(The design can display VGA color color and color of the longitudinal cross signal.
The design can display the VGA color signal of the English alphabet.
The design can display the VGA color signal of mobile color spots.)
- 2020-11-09 16:29:46下载
- 积分:1
-
有关verilog的硬件实现VGA设计的代码。
有关verilog的硬件实现VGA设计的代码。-On the Verilog hardware design realize VGA code.
- 2022-07-17 09:16:28下载
- 积分:1
-
cn1
在MATLAB的SIMULINK中,用DSPBUILDER实现计数功能,控制LED指示灯.(In MATLAB SIMULINK, DSPBUILDER is used to realize counting function and control LED indicator lamp.)
- 2018-08-16 15:35:47下载
- 积分:1
-
DDR3
spartan6 里使用DDR3IP核,有教程以及源码(spartan6 with ddr3,source and tutorial)
- 2021-01-07 08:48:52下载
- 积分:1
-
sdram_module3
能够实现16位的SDRAM的读写,没有仿真文件,只有SDRAM读写的源代码,用Verilog编写(can complete read or write sdram, only include Verilog code and no simulation files)
- 2013-11-25 12:43:11下载
- 积分:1
-
Controller RAM read and write, using verilog implementation of easy
RAM读写控制器,用verilog实现的简单易懂的RAMROMsram控制核-Controller RAM read and write, using verilog implementation of easy-to-understand control of nuclear RAMROMsram
- 2022-02-09 14:58:27下载
- 积分:1
-
hdl-master
ADI ad9361 vivado 下源代码(ADI ad9361 vivado source code)
- 2015-08-30 21:39:28下载
- 积分:1
-
adc_cfg
说明: adc器件ads62p49配置代码,已在工程中验证可用(Temperature sensor DS18B20 parses the code, has verified the ADC device configuration code, has been verified available)
- 2020-11-04 16:29:51下载
- 积分:1