登录
首页 » VHDL » 这是用VHDL编写的译码程序,程序简单易懂

这是用VHDL编写的译码程序,程序简单易懂

于 2022-01-25 发布 文件大小:105.56 kB
0 175
下载积分: 2 下载次数: 1

代码说明:

这是用VHDL编写的译码程序,程序简单易懂-VHDL prepared decoding procedures that are simple to understand

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • 这是DES的Verilog源代码(数据加密标准)是用来在N.
    This is verilog source code for DES(Data Encryption standard) which is used in network security.
    2022-04-21 02:32:09下载
    积分:1
  • 利用Verilog HDL对AD7705进行控制ADC采样,实验室师兄的
    利用Verilog HDL对AD7705进行控制ADC采样,实验室师兄的-Using Verilog HDL to the AD7705 control ADC sampling, laboratory师兄the
    2023-01-10 03:55:04下载
    积分:1
  • 智能抢答器
    四人抢答器,包括主持人清楚按键,抢答后屏蔽其他三人的继续抢答,同时答题时间开始,答题时间三档可调。时间到后蜂鸣器发声,指示灯亮起。
    2022-06-13 04:37:19下载
    积分:1
  • w5500_spi_fpga
    共两个文件,一个是对网络芯片W5500进行控制的master spi接口,另一个是w5500命令控制逻辑,命令格式按照w5500芯片的要求,分为地址段,控制段和数据段进行统一控制。此外提供w5500芯片初始化及读写控制流程图。(A total of two documents, one is the master SPI interface for network control chip W5500, the other is a w5500 command control logic, command format in accordance with the requirement of w5500 chip, divided into address segment, unified control and data segments. In addition to provide w5500 chip initialization and read and write control flow chart.)
    2020-06-26 14:00:02下载
    积分:1
  • VHDL实现SPI功能源代码
    VHDL实现SPI功能源代码 -- The SPI bus is a 3 wire bus that in effect links a serial shift -- register between the "master" and the "slave". Typically both the -- master and slave have an 8 bit shift register so the combined -- register is 16 bits. When an SPI transfer takes place, the master and -- slave shift their shift registers 8 bits and thus exchange their 8 -- bit register values.-SPI realize the functional VHDL source code The SPI bus is a 3 wire bus that in effect links a serial shift register between the
    2022-01-26 00:50:40下载
    积分:1
  • 1 前大灯可以随意打开和关闭; 2 当汽车左转弯的时候,前左转向灯闪烁,同时左后灯的3盏灯由右往左闪烁; 3 当汽车有转弯的时候,前右转向灯闪烁,同时右...
    1 前大灯可以随意打开和关闭; 2 当汽车左转弯的时候,前左转向灯闪烁,同时左后灯的3盏灯由右往左闪烁; 3 当汽车有转弯的时候,前右转向灯闪烁,同时右后灯的3盏灯有左往右闪烁; 4 当汽车减速或紧急刹车的时候,左后灯和右后等同时闪烁; 5 当汽车在左转弯的同时减速,则前左转向灯闪烁,左后灯的3盏灯由右往左闪烁,同时右后灯都点亮。 6 当汽车在左转弯的同时减速,则前右转向灯闪烁,右后灯的3盏灯有左往右闪烁,同时左后灯都点亮。 -a former headlamps can be opened and closed at will; 2 when the vehicle made a left turn when the former left to lights flickered. Left lights while the three lights flashing from right-go left; 3 when the vehicle is making a turn when a right turn to the former lights flickered. Right after the lights while the three lights are blinking right and left; 4 when the vehicle deceleration or when the emergency brake, Left and right after the lights blink, and so on; 5 when the vehicle made a left turn at the same time to slow down, and then to the left before the lights flickered. Left lights three lights flashing from right-go left, right after the lights are lit. 6 when a car made a left turn at the same time to slow down, and then right before the lights to flick
    2022-03-04 04:27:43下载
    积分:1
  • 这个源代码可以把DE2的板子作为一个USB设备使用,以便用PC软件去控制DE2...
    这个源代码可以把DE2的板子作为一个USB设备使用,以便用PC软件去控制DE2-the source code can Dictyophora the board as a USB device use, to use PC software to control DE2
    2023-05-01 13:20:04下载
    积分:1
  • DDR_interface
    高速DDR存储器数据接口设计实例. 1. 将文件拷入硬盘 2. 产生DQS模块 3. 产生DQ模块 4. 产生PLL模块 5. 拷贝以上步骤生成的文件到子目录【Project】中 6. 打开子目录【Project】中的DataPath.qpf工程,设计顶层模块 7. 编译并查看编译结果 (High-speed DDR memory interface design data. 1. Copyed into the document hard disk 2. DQS generated module 3. Have a DQ module 4. Have a PLL module 5. Copies of the above steps to generate a document to a subdirectory 【Project】 6. Open the subdirectory 【Project】 DataPath.qpf in engineering, design top-level module 7. compilers to compile the results and see)
    2009-04-27 11:52:56下载
    积分:1
  • SPI协议的VHDL/Verilog语言实现 SPI_Core
    SPI协议的VHDL/Verilog语言实现。(SPI agreement VHDL/Verilog language.)
    2020-06-27 10:00:02下载
    积分:1
  • 基于nios ii 驱动altera de1开发板上的lcd和ps2鼠标模块工程
    基于nios ii 驱动altera de1开发板上的lcd和ps2鼠标模块工程-based on the nios ii drive the lcd and ps2 module of altera de1 develop board
    2022-03-12 01:14:50下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载