-
VERILOGFIFO
FIFO的verilog描述(Verilog description of the FIFO)
- 2009-04-12 18:06:50下载
- 积分:1
-
VHDL经典教程,下了不会后悔
VHDL经典教程,下了不会后悔-VHDL Tutorial classic, the next will not regret it
- 2022-01-25 20:37:44下载
- 积分:1
-
基于FPGA五子棋显示verilog源代码
基于FPGA的verilog语言描述五子棋游戏中的棋框显示,应用VGA显示原理,用不同的颜色显示边框。以及根据棋子输入的要求,显示相应的棋子,不同的颜色显示不同的棋框和棋子
- 2022-12-19 10:35:03下载
- 积分:1
-
isjtc
Use serial programming examples matlab GUI implementation, Independent component analysis for image processing, Realize image watermarking, de-noising, plus noise and other functions.
- 2017-08-14 17:01:39下载
- 积分:1
-
waveform_-generator
简易信号波形发生器,可以产生四种波形,频率1k-20K步进可调。学习Verilog HDL的好例子。(imple signal waveform generator, can produce four waveform, frequency 1 k-20 k step can be adjusted. Learning Verilog good example of HDL.
)
- 2011-06-12 21:13:27下载
- 积分:1
-
G.hnMAC层功能代码MPDU ASSEMBLER
G.hnMAC层功能代码,实现了MPDU的资源调度(G.gn MAC codeG.gn MAC codeG.gn MAC code)
- 2011-05-18 11:23:08下载
- 积分:1
-
Program to implement convolution through VHDL
Program to implement convolution through VHDL-Program to implement convolution through VHDL...
- 2023-02-08 06:15:02下载
- 积分:1
-
nerualnetwork
本文为通信专业硕士研究生的毕业论文。主要研究神经网络的FPGA实现及其在网络拥塞控制中的应用。
(In this paper, for the communications professional Master s thesis. Major study of the FPGA realization of neural networks and its application in network congestion control applications.)
- 2008-12-14 01:37:03下载
- 积分:1
-
FPGA
FPGA设计中的时序分析及异步设计注意事项
(FPGA design timing analysis and design considerations for asynchronous)
- 2011-08-15 22:02:50下载
- 积分:1
-
LM
说明: 用于生成adams或recurdyn所需的路面不平度,用于悬架或其他的仿真(Adams or recurdyn used to generate the required road roughness for suspension or other simulation)
- 2013-10-15 17:38:48下载
- 积分:1