登录
首页 » VHDL » 这是一本介绍FPGA设计过程中关键问题的资料书,对参加面试或工程设计有一定帮助

这是一本介绍FPGA设计过程中关键问题的资料书,对参加面试或工程设计有一定帮助

于 2023-07-26 发布 文件大小:945.02 kB
0 149
下载积分: 2 下载次数: 1

代码说明:

这是一本介绍FPGA设计过程中关键问题的资料书,对参加面试或工程设计有一定帮助-This is an FPGA design process, introduce the key issues of information written on the interview or take part in engineering design has a certain extent, help

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • hgb_pci_host
    说明:  内有一PCI 主 和PCI从,PCI TARGET 都是公开代码的,是工程文件,有仿真工程,使用说明。觉得好的就推荐一下。 本PCI_HOST目前支持: 1、 对目标PCI_T进行配置; 2、 对目标进行单周期读写; 3、 可以工作在33MHZ和66MHZ 4、 支持目标跟不上时插入最长10时钟的等待。 ALTERA的PCI竟然收费的!!!软件里面调试仿真了半天,终于调通了,到了下载就突然弹出窗口说包含了有限制的IP CORE,是限制使用的(There is a PCI from PCI proprietors, PCI TARGET is open source, is the project document, there is simulation project, for use. Feel good about the recommendation. The PCI_HOST currently supports: 1, on the target configuration PCI_T 2, on the target for single-cycle read and write 3, can work in the 33Mhz and 66MHZ 4, to support the goals behind to insert a maximum of 10 clock hours of waiting. ALTERA the PCI even charges! ! ! Inside simulation software debugging for a long time, and finally had transferred to the download on the sudden pop-up window that contains a limited IP CORE, is to restrict the use of)
    2008-09-16 18:57:25下载
    积分:1
  • VHDL example, there are nearly a hundred examples, can be carried out in quartur...
    VHDL实例,有近百个实例,都是可以在quarturs 上进行仿真的,大部分都可以通过,对初学者是一非常不错的-VHDL example, there are nearly a hundred examples, can be carried out in quarturs simulation, most of them can pass, for beginners is a very good
    2022-04-16 23:40:20下载
    积分:1
  • verilog HDL语言编写的键盘扫描程序,考虑以确定关键的博…
    Verilog HDL编写的键盘扫描程序,考虑了判断按键弹起的问题。程序按一定的频率用低电平循环扫描行线,同时检测列线的状态,一旦判断有一列为低则表示有键被按下,停止扫描并保持当前行线的状态,再读取列线的状态从而得到当前按键的键码;等待按键弹起:检测到各列线都变成高点平后,重新开始扫描过程,等待下一次按键。-Written in Verilog HDL keyboard scanner, taking into account to determine key bounce problem. Program according to a certain frequency of scan lines with low-level circulation lines, while testing out the state line, once the judge has said there is a classified as low-key is pressed, stop the scan and to maintain the current line-line state, and then read out line state to get the current keys key codes to wait for key pop-up: To detect the lines at all out into a high level after the re-start the scanning process, waiting for the next key.
    2022-05-07 15:33:47下载
    积分:1
  • 华为经典FPGA设计全套入门技巧
    说明:  华为FPGA设计全套资料,学习FPGA的朋友可以下载看看。(Huawei FPGA design a full set of materials, friends learning FPGA can download and see.)
    2019-04-02 13:54:48下载
    积分:1
  • vhdl
    说明:  学习VHDL可以用得上,有很多实例,可以对照着自己写一些东西(VHDL can be useful to learn, there are many examples, can be done to write something)
    2008-10-31 20:59:04下载
    积分:1
  • 控制AD采样的程序,希望对大家能有所帮助!不对之处请多多指导!...
    控制AD采样的程序,希望对大家能有所帮助!不对之处请多多指导!-I think it is a goog pragram ,I hope it is good for you !
    2022-12-02 08:00:03下载
    积分:1
  • vhdl training
    Five day stmicroelectornics vhdl training presentation
    2018-08-14 21:51:58下载
    积分:1
  • vb3draw
    这是一个讲究的的 介绍VB在犀牛软件里的 很好的东西 你会满意的 相信我(you will be glad)
    2013-11-28 14:32:37下载
    积分:1
  • rs485_uart
    fpga的RS485代码,非常容易,适合学习(the code of rs485 in fpga, very easy,suitable for learning)
    2019-07-11 14:24:54下载
    积分:1
  • m_xulie
    在quaritusII的开发环境下,verilog语言编写的m序列发生器代码,这种算法简短而有效,非常实用。(In quaritusII development environment, verilog language of m sequence generator code, this algorithm brief but effective, very practical.)
    2013-09-26 11:30:47下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载